 English |
|
|
|
|
|
|
|
| MC3S12RG128 Datasheet, PDF (500/546 Pages) Freescale Semiconductor, Inc – Microcontrollers | |||
| |||
| ◁ |
Chapter 18 Dual Output Voltage Regulator (VREG3V3V2) Block Description
18.1.3 Block Diagram
Figure 18-1 shows the function principle of VREG3V3 by means of a block diagram. The regulator core
REG consists of two parallel sub-blocks, REG1 and REG2, providing two independent output voltages.
VDDR
VSSR
VDDA
LVD
REG2
REG1
LVR
LVR
POR
VDDPLL
VSSPLL
VDD
POR
VSSA
VSS
VREGEN
CTRL
LVI
REG: Regulator Core
LVD: Low Voltage Detect
CTRL: Regulator Control
LVR: Low Voltage Reset
POR: Power-on Reset
PIN
Figure 18-1. VREG3V3 Block Diagram
MC3S12RG128 Data Sheet, Rev. 1.05
500
Freescale Semiconductor
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese