|
EP4CE30F29C7N Datasheet, PDF (379/488 Pages) Altera Corporation – Cyclone IV Device Handbook, Volume 1 | |||
|
◁ |
Chapter 2: Cyclone IV Reset Control and Power Down
2â5
Transceiver Reset Sequences
1 The busy signal remains low for the first reconfig_clk clock cycle. It then gets
asserted from the second reconfig_clk clock cycle. Subsequent deassertion of the
busy signal indicates the completion of the offset cancellation process. This busy signal
is required in transceiver reset sequences except for transmitter only channel
configurations. Refer to the reset sequences shown in Figure 2â2 and the associated
references listed in the notes for the figure.
1 Altera strongly recommends adhering to these reset sequences for proper operation of
the Cyclone IV GX transceiver.
Figure 2â2 shows the transceiver reset sequences for Cyclone IV GX devices.
Figure 2â2. Transceiver Reset Sequences Chart
Transceiver
initialization reset
sequences
Dynamic Reconfiguration
All supported
functional modes
except PCI Express (PCIe)
PCI Express
(PIPE)
Initialization/
Compliance and
Normal Operation
Phases (1)
Reset Sequence
for PLL
reconfiguration mode
Reset Sequence
for channel
reconfiguration mode
Bonded
âTransmitter Onlyâ
channel (2)
âReceiver and
Transmitterâ
channel
Non-Bonded
âTransmitter Onlyâ
channel (2)
âReceiver Onlyâ
channel
âReceiver and
Transmitterâ
channel
Receiver CDR
in automatic
lock mode
(3)
Receiver CDR
in manual
lock mode
(4)
Notes to Figure 2â2:
(1) Refer to the Timing Diagram in Figure 2â10.
(2) Refer to the Timing Diagram in Figure 2â3.
(3) Refer to the Timing Diagram in Figure 2â4.
(4) Refer to the Timing Diagram in Figure 2â5.
(5) Refer to the Timing Diagram in Figure 2â6.
(6) Refer to the Timing Diagram in Figure 2â7.
(7) Refer to the Timing Diagram in Figure 2â8.
(8) Refer to the Timing Diagram in Figure 2â9.
Receiver CDR
in automatic
lock mode
(5)
Receiver CDR
in manual
lock mode
(6)
Receiver CDR
in automatic
lock mode
(7)
Receiver CDR
in manual
lock mode
(8)
May 2013 Altera Corporation
Cyclone IV Device Handbook,
Volume 2
|
▷ |