|
EP4CE30F29C7N Datasheet, PDF (306/488 Pages) Altera Corporation – Cyclone IV Device Handbook, Volume 1 | |||
|
◁ |
1â26
Chapter 1: Cyclone IV Transceivers Architecture
Transceiver Clocking Architecture
Transceiver Clocking Architecture
The multipurpose PLLs and general-purpose PLLs located on the left side of the
device generate the clocks required for the transceiver operation. The following
sections describe the Cyclone IV GX transceiver clocking architecture:
â âInput Reference Clockingâ on page 1â27
â âTransceiver Channel Datapath Clockingâ on page 1â29
â âFPGA Fabric-Transceiver Interface Clockingâ on page 1â43
Cyclone IV Device Handbook,
Volume 2
October 2013 Altera Corporation
|
▷ |