English
Language : 

SH7606 Datasheet, PDF (14/532 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer SuperH™ RISC engine Family / SH7606 Series
13.7.3 Consecutive Data Writing to HIFRAM by External Device................................. 322
13.7.4 Consecutive Data Reading from HIFRAM to External Device ............................ 322
13.8 External DMAC Interface.................................................................................................. 323
13.9 Interface When External Device Power is Cut Off ............................................................ 329
Section 14 Pin Function Controller (PFC) ........................................................ 333
14.1 Register Descriptions......................................................................................................... 343
14.1.1 Port A IO Register H (PAIORH) .......................................................................... 343
14.1.2 Port A Control Register H1 and H2 (PACRH1 and PACRH2) ............................ 344
14.1.3 Port B IO Register L (PBIORL) ........................................................................... 347
14.1.4 Port B Control Register L1 and L2 (PBCRL1 and PBCRL2)............................... 347
14.1.5 Port C IO Register H and L (PCIORH and PCIORL) .......................................... 352
14.1.6 Port D IO Register L (PDIORL)........................................................................... 352
14.1.7 Port D Control Register L2 (PDCRL2) ................................................................ 353
14.1.8 Port E IO Register H and L (PEIORH and PEIORL) ........................................... 355
14.1.9 Port E Control Register H1, H2, L1, and L2 (PECRH1, PECRH2, PECRL1,
and PECRL2)........................................................................................................ 355
Section 15 I/O Ports........................................................................................... 363
15.1 Port A................................................................................................................................. 363
15.1.1 Register Description ............................................................................................. 363
15.1.2 Port A Data Register H (PADRH) ........................................................................ 363
15.2 Port B ................................................................................................................................. 365
15.2.1 Register Description ............................................................................................. 365
15.2.2 Port B Data Register L (PBDRL) ......................................................................... 365
15.3 Port C ................................................................................................................................. 367
15.3.1 Register Description ............................................................................................. 368
15.3.2 Port C Data Registers H and L (PCDRH and PCDRL) ........................................ 368
15.4 Port D................................................................................................................................. 370
15.4.1 Register Description ............................................................................................. 370
15.4.2 Port D Data Register L (PDDRL)......................................................................... 370
15.5 Port E ................................................................................................................................. 372
15.5.1 Register Description ............................................................................................. 373
15.5.2 Port E Data Registers H and L (PEDRH and PEDRL) ......................................... 373
15.6 Usage Note......................................................................................................................... 375
Section 16 User Break Controller (UBC).......................................................... 377
16.1 Features.............................................................................................................................. 377
16.2 Register Descriptions......................................................................................................... 379
16.2.1 Break Address Register A (BARA)...................................................................... 379
Rev. 4.00 Sep. 13, 2007 Page xiv of xxvi