MC68HC912BD32 Datasheet, PDF (254/292 Pages) Freescale Semiconductor, Inc – Advance Information

Freescale Semiconductor, Inc.
Development Support
BRKCT0 — Breakpoint Control Register 0
RESET:
Bit 7
BKEN1
0
6
BKEN0
0
5
BKPM
0
4
3
2
1
0
BK1ALE BK0ALE
0
0
0
0
0
$0020
Bit 0
0
0
Read and write anytime.
This register is used to control the breakpoint logic.
BKEN1, BKEN0 — Breakpoint Mode Enable
Table 61 Breakpoint Mode Control
BKEN1
0
0
1
1
BKEN0
0
1
0
1
Mode Selected
Breakpoints Off
SWI — Dual Address Mode
BDM — Full Breakpoint Mode
BDM — Dual Address Mode
BRKAH/L Usage BRKDH/L Usage R/W
—
—
—
Address Match Address Match No
Address Match
Data Match
Yes
Address Match Address Match Yes
Range
—
Yes
Yes
Yes
BKPM — Break on Program Addresses
This bit controls whether the breakpoint will cause a break on a match
(next instruction boundary) or on a match that will be an executable
opcode. Data and non-executed opcodes cannot cause a break if this
bit is set. This bit has no meaning in SWI dual address mode. The
SWI mode only performs program breakpoints.
0 = On match, break at the next instruction boundary
1 = On match, break if the match is an instruction that will be
executed. This uses tagging as its breakpoint mechanism.
BK1ALE — Breakpoint 1 Range Control
Only valid in dual address mode.
0 = BRKDL will not be used to compare to the address bus.
1 = BRKDL will be used to compare to the address bus.
BK0ALE — Breakpoint 0 Range Control
Valid in all modes.
0 = BRKAL will not be used to compare to the address bus.
1 = BRKAL will be used to compare to the address bus.
MC68HC912BD32 Rev 1.0
Development Support
For More Information On This Product,
Go to: www.freescale.com
20-dev