MC68HC912BD32 Datasheet, PDF (137/292 Pages) Freescale Semiconductor, Inc – Advance Information

Freescale Semiconductor, Inc.
Standard Timer Module
Timer Registers
TCTL3 — Timer Control Register 3
Bit 7
6
5
EDG7B EDG7A EDG6B
RESET:
0
0
0
4
EDG6A
0
3
EDG5B
0
2
EDG5A
0
1
EDG4B
0
Bit 0
EDG4A
0
$008A
TCTL4 — Timer Control Register 4
Bit 7
6
5
EDG3B EDG3A EDG2B
RESET:
0
0
0
4
EDG2A
0
3
EDG1B
0
2
EDG1A
0
1
EDG0B
0
Bit 0
EDG0A
0
$008B
Read or write anytime.
EDGnB, EDGnA — Input Capture edge control
These eight pairs of control bits configure the input capture edge
detector circuits.
Table 26 Edge Detector Circuit Configuration
EDGnB
0
0
1
1
EDGnA
0
1
0
1
Configuration
Capture disabled
Capture on rising edges only
Capture on falling edges only
Capture on any edge (rising or falling)
TMSK1 — Timer Interrupt Mask 1
$008C
Bit 7
6
5
4
3
2
1
Bit 0
C7I
C6I
C5I
C4I
C3I
C2I
C1I
C0I
RESET:
0
0
0
0
0
0
0
0
The bits in TMSK1 correspond bit-for-bit with the bits in the TFLG1
status register. If cleared, the corresponding flag is disabled from
causing a hardware interrupt. If set, the corresponding flag is enabled
to cause a hardware interrupt.
Read or write anytime.
C7I–C0I—Input Capture/Output Compare “x” Interrupt enable.
7-timer
Standard Timer Module
For More Information On This Product,
Go to: www.freescale.com
MC68HC912BD32 Rev 1.0