|
SAA7108AE Datasheet, PDF (67/208 Pages) NXP Semiconductors – HD-CODEC | |||
|
◁ |
NXP Semiconductors
SAA7108AE; SAA7109AE
HD-CODEC
⢠Basically the trigger conditions are checked, when a task is activated. It is
important to realize, that they are not checked while a task is inactive. So you can not
trigger to next logic 0 or logic 1 with overlapping offset and active video ranges
between the tasks (e.g. task A STRC[1:0] = 2, YO[11:0] = 310 and task B
STRC[1:0] = 3, YO[11:0] = 310 results in an output ï¬eld rate of 50â3 Hz).
⢠After power-on or software reset (via SWRST[88h[5]]) task B gets priority over
task A
9.3.1.3 Output ï¬eld processing
As a reference for the output ï¬eld processing, two signals are available for the back-end
hardware.
These signals are the input ï¬eld ID from the scaler source and a TOGGLE ï¬ag, which
shows that an active task is used an odd (1, 3, 5...) or even (2, 4, 6...) number of times.
Using a single or both tasks and reducing the ï¬eld or frame rate with the task handling
function, the TOGGLE information can be used to reconstruct an interlaced scaled picture
at a reduced frame rate. The TOGGLE ï¬ag is not synchronized to the input ï¬eld detection,
as it is only dependent on the interpretation of this information by the external hardware,
whether the output of the scaler is processed correctly; see Section 9.3.3.
When OFIDC = 0, the scalers input ï¬eld ID is available as output ï¬eld ID on bit 6 of SAV
and EAV, respectively on pin IGP0 (IGP1), if the FID output is selected.
When OFIDC[90h[6]] = 1, the TOGGLE information is available as output ï¬eld ID on bit 6
of SAV and EAV, respectively on pin IGP0 (IGP1), if the FID output is selected.
Additionally the bit 7 of SAV and EAV can be deï¬ned via CONLH[90h[7]].
CONLH[90h[7]] = 0 (default) sets bit 7 to logic 1, a logic 1 inverts the SAV/EAV bit 7. So it
is possible to mark the output of both tasks by different SAV/EAV codes. This bit can also
be seen as âtask ï¬agâ on pins IGP0 (IGP1), if TASK output is selected.
SAA7108AE_SAA7109AE_3
Product data sheet
Rev. 03 â 6 February 2007
© NXP B.V. 2007. All rights reserved.
67 of 208
|
▷ |