English
Language : 

SAA7108AE Datasheet, PDF (162/208 Pages) NXP Semiconductors – HD-CODEC
NXP Semiconductors
SAA7108AE; SAA7109AE
HD-CODEC
11.2.5.3 Subaddress 88h
Table 198. Power save control; global set 88h[7:4][1]
Power save control
Control bits 7 to 4
CH4EN CH2EN SWRST[2] DPROG
DPROG = 0 after reset
X
X
X
0
DPROG = 1 can be used to assign that the device has X
X
X
1
been programmed; this bit can be monitored in the
scalers status byte, bit PRDON; if DPROG was set to
logic 1 and PRDON status bit shows a logic 0, a
power-up or start-up fail has occurred
Scaler path is reset to its idle state, software reset
X
X
0
X
Scaler is switched back to operation
X
X
1
X
AD1x analog channel is in Power-down mode
X
0
X
X
AD1x analog channel is active
X
1
X
X
AD2x analog channel is in Power-down mode
0
X
X
X
AD2x analog channel is active
1
X
X
X
[1] X = don’t care.
[2] Bit SWRST is now located here.
Table 199. Power save control; global set 88h[3] and 88h[1:0][1]
Power save control
Control bits 3, 1 and 0
SLM3 SLM1 SLM0
Decoder and VBI slicer are in operational mode
X
X
0
Decoder and VBI slicer are in Power-down mode; scaler only
X
X
1
operates, if scaler input and ICLK source is the X port (refer to
subaddresses 80h and 91h/C1h)
Scaler is in operational mode
X
0
X
Scaler is in Power-down mode; scaler in power-down stops I port X
1
X
output
Audio clock generation active
0
X
X
Audio clock generation in power-down and output disabled
1
X
X
[1] X = don’t care.
11.2.5.4 Subaddress 8Fh
Table 200. Status information scaler part; 8Fh[7:0]; read only register
Bit
I2C-bus Function[1]
status bit
7
XTRI
status on input pin XTRI, if not used for 3-state control, usable as
hardware flag for software use
6
ITRI
status on input pin ITRI, if not used for 3-state control, usable as
hardware flag for software use
5
FFIL
status of the internal ‘FIFO almost filled’ flag
4
FFOV
status of the internal ‘FIFO overflow’ flag
3
PRDON copy of bit DPROG, can be used to detect power-up and start-up fails
SAA7108AE_SAA7109AE_3
Product data sheet
Rev. 03 — 6 February 2007
© NXP B.V. 2007. All rights reserved.
162 of 208