English
Language : 

SAA7108AE Datasheet, PDF (167/208 Pages) NXP Semiconductors – HD-CODEC
◁
NXP Semiconductors
SAA7108AE; SAA7109AE
HD-CODEC
11.2.5.7 Subaddresses 94h to 9Bh
Table 210. Horizontal input window start; register set A [94h[7:0]; 95h[3:0]] and B [C4h[7:0]; C5h[3:0]]
Horizontal input acquisition
window definition offset in
X (horizontal) direction[1]
Control bits
A [95h[3:0]] and B [C5h[3:0]] A [94h[7:0]] and B [C4h[7:0]]
XO11 XO10 XO9 XO8 XO7 XO6 XO5 XO4 XO3
XO2
XO1
A minimum of 2 should be kept, 0
0
0
0
0
0
0
0
0
0
1
due to a line counting mismatch
Odd offsets are changing the 0
0
0
0
0
0
0
0
0
0
1
CB-CR sequence in the output
stream to CR-CB sequence
Maximum possible pixel
offset = 4095
1
1
1
1
1
1
1
1
1
1
1
XO0
0
1
1
[1] Reference for counting are luminance samples.
Table 211. Horizontal input window length; register set A [96h[7:0]; 97h[3:0]] and B [C6h[7:0]; C7h[3:0]]
Horizontal input acquisition
window definition input
window length in
X (horizontal) direction[1]
Control bits
A [97h[3:0]] and B [C7h[3:0]] A [96h[7:0]] and B [C6h[7:0]]
XS11 XS10 XS9 XS8 XS7 XS6 XS5 XS4 XS3 XS2 XS1 XS0
No output
0
0
0
0
0
0
0
0
0
0
0
0
Odd lengths are allowed, but will 0
0
0
0
0
0
0
0
0
0
0
1
be rounded up to even lengths
Maximum possible number of 1
1
1
1
1
1
1
1
1
1
1
1
input pixels = 4095
[1] Reference for counting are luminance samples.
Table 212. Vertical input window start; register set A [98h[7:0]; 99h[3:0]] and B [C8h[7:0]; C9h[3:0]]
Vertical input acquisition
window definition offset in
Y (vertical) direction[1]
Control bits
A [99h[3:0]] and B [C9h[3:0]] A [98h[7:0]] and B [C8h[7:0]]
YO11 YO10 YO9 YO8 YO7 YO6 YO5 YO4 YO3 YO2 YO1 YO0
Line offset = 0
0
0
0
0
0
0
0
0
0
0
0
0
Line offset = 1
0
0
0
0
0
0
0
0
0
0
0
1
Maximum line offset = 4095
1
1
1
1
1
1
1
1
1
1
1
1
[1] For trigger condition: STRC[1:0] 90h[1:0] = 00; YO + YS > (number of input lines per field − 2), will result in field dropping. Other trigger
conditions: YO > (number of input lines per field − 2), will result in field dropping.
SAA7108AE_SAA7109AE_3
Product data sheet
Rev. 03 — 6 February 2007
© NXP B.V. 2007. All rights reserved.
167 of 208
 ▷