SAA7108AE Datasheet, PDF (101/208 Pages) NXP Semiconductors – HD-CODEC

Table 48.
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx
xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
Slave receiver bit allocation map (slave address 88h) …continued
Register function
Subaddress D7
D6
D5
D4
D3
D2
D1
D0
(hexadecimal)
TTX even request vertical start 78
TTXEVS7 TTXEVS6 TTXEVS5 TTXEVS4 TTXEVS3 TTXEVS2 TTXEVS1 TTXEVS0
TTX even request vertical end 79
TTXEVE7 TTXEVE6 TTXEVE5 TTXEVE4 TTXEVE3 TTXEVE2 TTXEVE1 TTXEVE0
First active line
7A
FAL7
FAL6
FAL5
FAL4
FAL3
FAL2
FAL1
FAL0
Last active line
7B
LAL7
LAL6
LAL5
LAL4
LAL3
LAL2
LAL1
LAL0
TTX mode, MSB vertical
7C
TTX60
LAL8
TTXO
FAL8
TTXEVE8 TTXOVE8 TTXEVS8 TTXOVS8
Null
7D
[1]
[1]
[1]
[1]
[1]
[1]
[1]
[1]
Disable TTX line
7E
LINE12 LINE11 LINE10 LINE9
LINE8
LINE7
LINE6
LINE5
Disable TTX line
7F
LINE20 LINE19 LINE18 LINE17 LINE16 LINE15 LINE14 LINE13
FIFO status (read only)
80
-
-
-
-
IFERR
BFERR OVFL
UDFL
Pixel clock 0
81
PCL07
PCL06
PCL05
PCL04
PCL03
PCL02
PCL01
PCL00
Pixel clock 1
82
PCL15
PCL14
PCL13
PCL12
PCL11
PCL10
PCL09
PCL08
Pixel clock 2
83
PCL23
PCL22
PCL21
PCL20
PCL19
PCL18
PCL17
PCL16
Pixel clock control
84
DCLK
PCLSY IFRA
IFBP
PCLE1
PCLE0
PCLI1
PCLI0
FIFO control
85
EIDIV
[1]
[1]
[1]
FILI3
FILI2
FILI1
FILI0
Null
86 to 8F
[1]
[1]
[1]
[1]
[1]
[1]
[1]
[1]
Horizontal offset
90
XOFS7 XOFS6 XOFS5 XOFS4 XOFS3 XOFS2 XOFS1 XOFS0
Pixel number
91
XPIX7
XPIX6
XPIX5
XPIX4
XPIX3
XPIX2
XPIX1
XPIX0
Vertical offset odd
92
YOFSO7 YOFSO6 YOFSO5 YOFSO4 YOFSO3 YOFSO2 YOFSO1 YOFSO0
Vertical offset even
93
YOFSE7 YOFSE6 YOFSE5 YOFSE4 YOFSE3 YOFSE2 YOFSE1 YOFSE0
MSBs
94
YOFSE9 YOFSE8 YOFSO9 YOFSO8 XPIX9
XPIX8
XOFS9 XOFS8
Line number
95
YPIX7
YPIX6
YPIX5
YPIX4
YPIX3
YPIX2
YPIX1
YPIX0
Scaler CTRL, MCB YPIX
96
EFS
PCBN
SLAVE
ILC
YFIL
[1]
YPIX9
YPIX8
Sync control
97
HFS
VFS
OFS
PFS
OVS
PVS
OHS
PHS
Line length
98
HLEN7
HLEN6
HLEN5
HLEN4
HLEN3
HLEN2
HLEN1
HLEN0
Input delay, MSB line length 99
IDEL3
IDEL2
IDEL1
IDEL0
HLEN11 HLEN10 HLEN9
HLEN8
Horizontal increment
9A
XINC7
XINC6
XINC5
XINC4
XINC3
XINC2
XINC1
XINC0
Vertical increment
9B
YINC7
YINC6
YINC5
YINC4
YINC3
YINC2
YINC1
YINC0
MSBs vertical and horizontal 9C
increment
YINC11 YINC10 YINC9
YINC8
XINC11 XINC10 XINC9
XINC8
Weighting factor odd
9D
YIWGTO7 YIWGTO6 YIWGTO5 YIWGTO4 YIWGTO3 YIWGTO2 YIWGTO1 YIWGTO0