 English |
|
|
|
|
|
|
|
| SAA7108AE Datasheet, PDF (179/208 Pages) NXP Semiconductors – HD-CODEC | |||
| |||
| ◁ |
NXP Semiconductors
SAA7108AE; SAA7109AE
HD-CODEC
Table 236. Scaler and interface conï¬guration example â¦continued
I2C-bus Main functionality
address
(hex)
Example 1 Example 2 Example 3 Example 4
Hex Dec Hex Dec Hex Dec Hex Dec
A4
scaler brightness control
80 128 80 128 80 128 80 128
A5
scaler contrast control
40 64 40 64 40 64 11 17
A6
scaler saturation control
40 64 40 64 40 64 11 17
Horizontal phase scaling
A8
horizontal scaling increment for 00 1024 AA 938 18 1048 34 1844
A9
luminance
04 -
03 -
04 -
07 -
AA
horizontal phase offset
luminance
00 -
00 -
00 -
00 -
AC
horizontal scaling increment for 00 512 D5 469 0C 524 9A 922
AD
chrominance
02 -
01 -
02 -
03 -
AE
horizontal phase offset
chrominance
00 -
00 -
00 -
00 -
Vertical scaling
B0
vertical scaling increment for 00 1024 00 1024 55 853 66 3686
B1
luminance
04 -
04 -
03 -
0E -
B2
vertical scaling increment for 00 1024 00 1024 55 853 66 3686
B3
chrominance
04 -
04 -
03 -
0E -
B4
vertical scaling mode control 00 -
00 -
00 -
01 -
B8 to BF
vertical phase offsets
luminance and chrominance
(need to be used for interlace
correct scaled output)
start with B8h to BFh at 00h, if there are no problems
with the interlaced scaled output optimize according
to Section 9.3.3.2
SAA7108AE_SAA7109AE_3
Product data sheet
Rev. 03 â 6 February 2007
© NXP B.V. 2007. All rights reserved.
179 of 208
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese