English
Language : 

SAA7108AE Datasheet, PDF (178/208 Pages) NXP Semiconductors – HD-CODEC
NXP Semiconductors
SAA7108AE; SAA7109AE
HD-CODEC
SAA7108AE_SAA7109AE_3
Product data sheet
Table 236. Scaler and interface configuration example
I2C-bus Main functionality
address
(hex)
Example 1 Example 2
Hex Dec Hex Dec
Global settings
80
task enable, IDQ and back-end 10 -
10 -
clock definition
83
XCLK output phase and X port 01 -
01 -
output enable
84
IGPH, IGPV, IGP0 and IGP1 A0 -
C5 -
output definition
85
signal polarity control and I port 10 -
09 -
byte swapping
86
FIFO flag thresholds and
45 -
40 -
video/text arbitration
87
ICLK and IDQ output phase 01 -
01 -
and I port enable
88
power save control and
software reset
F0 -
F0 -
Task A: scaler input configuration and output format settings
90
task handling
00 -
00 -
91
scaler input source and format 08 -
08 -
definition
92
reference signal definition at 10 -
10 -
scaler input
93
I port output formats and
80 -
40 -
configuration
Input and output window definition
94
horizontal input offset (XO)
10 16 10 16
95
00 -
00 -
96
horizontal input (source)
97
window length (XS)
D0 720 C0 704
02 -
02 -
98
vertical input offset (YO)
0A 10 0A 10
99
00 -
00 -
9A
vertical input (source) window F2 242 22 290
9B
length (YS)
00 -
01 -
9C
horizontal output (destination) D0 720 00 768
9D
window length (XD)
02 -
03 -
9E
vertical output (destination)
F0 240 20 288
9F
window length (YD)
00 -
01 -
Prefiltering and prescaling
A0
integer prescale (value ‘00’ not 01 -
01 -
allowed)
A1
accumulation length for
prescaler
00 -
00 -
A2
FIR prefilter and prescaler DC 00 -
00 -
normalization
Example 3
Hex Dec
10 -
00 -
A0 -
10 -
45 -
01 -
F0 -
00 -
18 -
10 -
80 -
10 16
00 -
D0 720
02 -
0A 10
00 -
F2 242
00 -
60 352
01 -
20 288
01 -
02 -
02 -
AA -
Example 4
Hex Dec
10 -
00 -
A0 -
10 -
45 -
01 -
F0 -
00 -
38 -
10 -
84 -
10 16
00 -
D0 720
02 -
0A 10
00 -
22 290
01 -
C8 200
00 -
50 80
00 -
02 -
03 -
F2 -
Rev. 03 — 6 February 2007
© NXP B.V. 2007. All rights reserved.
178 of 208