English
Language : 

SAA7108AE Datasheet, PDF (171/208 Pages) NXP Semiconductors – HD-CODEC
NXP Semiconductors
SAA7108AE; SAA7109AE
HD-CODEC
11.2.5.11 Subaddresses A8h to AEh
Table 223. Horizontal luminance scaling increment; register set A [A8h[7:0]; A9h[7:0]] and
B [D8h[7:0]; D9h[7:0]]
Horizontal luminance
scaling increment
Control bits
A [A9h[7:4]]
B [D9h[7:4]]
A [A9h[3:0]] A [A8h[7:4]] A [A8h[3:0]]
B [D9h[3:0]] B [D8h[7:4]] B [D8h[3:0]]
XSCY[15:12][1] XSCY[11:8] XSCY[7:4]
XSCY[3:0]
Scale = 1024⁄1 (theoretical)
zoom
0000
0000
0000
0000
Scale = 1024⁄294, lower limit
defined by data path
structure
0000
0001
0010
0110
Scale = 1024⁄1023 zoom
Scale = 1, equals 1024
0000
0000
0011
0100
1111
0000
1111
0000
Scale = 1024⁄1025 downscale 0000
Scale = 1024⁄8191 downscale 0001
0100
1111
0000
1111
0001
1111
[1] Bits XSCY[15:13] are reserved and are set to logic 0.
Table 224. Horizontal luminance phase offset; register set A [AAh[7:0]] and B [DAh[7:0]]
Horizontal luminance Control bits 7 to 0
phase offset
XPHY7 XPHY6 XPHY5 XPHY4 XPHY3 XPHY2 XPHY1 XPHY0
Offset = 0
0
0
0
0
0
0
0
0
Offset = 1⁄32 pixel
0
0
0
0
0
0
0
1
Offset = 32⁄32 = 1 pixel 0
0
1
0
0
0
0
0
Offset = 255⁄32 pixel
1
1
1
1
1
1
1
1
Table 225. Horizontal chrominance scaling increment; register set A [ACh[7:0]; ADh[7:0]]
and B [DCh[7:0]; DDh[7:0]]
Horizontal
chrominance scaling
increment
Control bits
A [ADh[7:4]]
B [DDh[7:4]]
A [ADh[3:0]]
B [DDh[3:0]]
A [ACh[7:4]]
B [DCh[7:4]]
A [ACh[3:0]]
B [DCh[3:0]]
XSCC[15:12][1] XSCC[11:8]
XSCC[7:4]
XSCC[3:0]
This value must be set
to the luminance value
1⁄2XSCY[15:0]
0000
0000
0001
0000
0000
1111
0000
0000
1111
0000
0001
1111
[1] Bits XSCC[15:13] are reserved and are set to logic 0.
Table 226. Horizontal chrominance phase offset; register set A [AEh[7:0]] and B [DEh[7:0]]
Horizontal
chrominance phase
offset
Control bits 7 to 0
XPHC7 XPHC6 XPHC5 XPHC4 XPHC3 XPHC2 XPHC1 XPHC0
This value must be set to 0
0
0
0
0
0
0
0
1⁄2XPHY[7:0]
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
SAA7108AE_SAA7109AE_3
Product data sheet
Rev. 03 — 6 February 2007
© NXP B.V. 2007. All rights reserved.
171 of 208