SAA7108AE Datasheet, PDF (132/208 Pages) NXP Semiconductors – HD-CODEC

xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx
xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
Table 141. I²C-bus receiver/transmitter overview
Register function
Subaddress D7
D6
D5
D4
D3
D2
D1
D0
Chip version: register 00h
Chip version (read only)
00h
ID7
ID6
ID5
ID4
-
-
-
-
Video decoder: registers 01h to 2Fh
Front-end part: registers 01h to 05h
Increment delay
01h
[1]
[1]
[1]
[1]
IDEL3
IDEL2
IDEL1
IDEL0
Analog input control 1
02h
FUSE1 FUSE0 GUDL1 GUDL0 MODE3 MODE2 MODE1 MODE0
Analog input control 2
03h
[1]
HLNRS VBSL
WPOFF HOLDG GAFIX
GAI28
GAI18
Analog input control 3
04h
GAI17
GAI16
GAI15
GAI14
GAI13
GAI12
GAI11
GAI10
Analog input control 4
05h
GAI27
GAI26
GAI25
GAI24
GAI23
GAI22
GAI21
GAI20
Decoder part: registers 06h to 2Fh
Horizontal sync start
06h
HSB7
HSB6
HSB5
HSB4
HSB3
HSB2
HSB1
HSB0
Horizontal sync stop
07h
HSS7
HSS6
HSS5
HSS4
HSS3
HSS2
HSS1
HSS0
Sync control
08h
AUFD
FSEL
FOET
HTC1
HTC0
HPLL
VNOI1
VNOI0
Luminance control
09h
BYPS
YCOMB LDEL
LUBW
LUFI3
LUFI2
LUFI1
LUFI0
Luminance brightness control
0Ah
DBRI7
DBRI6
DBRI5
DBRI4
DBRI3
DBRI2
DBRI1
DBRI0
Luminance contrast control
0Bh
DCON7 DCON6 DCON5 DCON4 DCON3 DCON2 DCON1 DCON0
Chrominance saturation control
0Ch
DSAT7
DSAT6
DSAT5
DSAT4
DSAT3
DSAT2
DSAT1
DSAT0
Chrominance hue control
0Dh
HUEC7 HUEC6 HUEC5 HUEC4 HUEC3 HUEC2 HUEC1 HUEC0
Chrominance control 1
0Eh
CDTO
CSTD2 CSTD1 CSTD0 DCVF
FCTC
[1]
CCOMB
Chrominance gain control
0Fh
ACGC
CGAIN6 CGAIN5 CGAIN4 CGAIN3 CGAIN2 CGAIN1 CGAIN0
Chrominance control 2
10h
OFFU1 OFFU0 OFFV1
OFFV0
CHBW
LCBW2 LCBW1 LCBW0
Mode/delay control
11h
COLO
RTP1
HDEL1 HDEL0 RTP0
YDEL2 YDEL1 YDEL0
RT signal control
12h
RTSE13 RTSE12 RTSE11 RTSE10 RTSE03 RTSE02 RTSE01 RTSE00
RT/X port output control
13h
RTCE
XRHS
XRVS1 XRVS0 HLSEL OFTS2 OFTS1 OFTS0
Analog/ADC/compatibility control
14h
CM99
UPTCV AOSL1 AOSL0 XTOUTE OLDSB APCK1 APCK0
VGATE start, FID change
15h
VSTA7
VSTA6
VSTA5
VSTA4
VSTA3
VSTA2
VSTA1
VSTA0
VGATE stop
16h
VSTO7 VSTO6 VSTO5 VSTO4 VSTO3 VSTO2 VSTO1 VSTO0
Miscellaneous, VGATE configuration and 17h
LLCE
LLC2E
[1]
[1]
[1]
VGPS
VSTO8 VSTA8
MSBs
Raw data gain control
18h
RAWG7 RAWG6 RAWG5 RAWG4 RAWG3 RAWG2 RAWG1 RAWG0
Raw data offset control
19h
RAWO7 RAWO6 RAWO5 RAWO4 RAWO3 RAWO2 RAWO1 RAWO0