English
Language : 

SAA7108AE Datasheet, PDF (173/208 Pages) NXP Semiconductors – HD-CODEC
NXP Semiconductors
SAA7108AE; SAA7109AE
HD-CODEC
Table 231. Vertical luminance phase offset ‘00’; register set A [BCh[7:0]] and B [ECh[7:0]]
Vertical luminance phase
offset
Control bits 7 to 0
YPY07 YPY06
YPY05
YPY04
YPY03
YPY02
Offset = 0
0
0
0
0
0
0
Offset = 32⁄32 = 1 line
0
0
1
0
0
0
Offset = 255⁄32 lines
1
1
1
1
1
1
YPY01
0
0
1
YPY00
0
0
1
12. Programming start setup of digital video decoder part
12.1 Decoder part
The given values force the following behavior of the SAA7108AE; SAA7109AE decoder
part:
• The analog input AI11 expects an NTSC M, PAL B, D, G, H and I or SECAM signal in
CVBS format; analog anti-alias filter and AGC active
• Automatic field detection enabled
• Standard ITU 656 output format enabled on expansion (X) port
• Contrast, brightness and saturation control in accordance with ITU standards
• Adaptive comb filter for luminance and chrominance activated
• Pins LLC, LLC2, XTOUTd, RTS0, RTS1 and RTCO are set to 3-state
Table 232. Decoder part start setup values for the three main standards
Subaddress Register function
(hexadecimal)
Bit name[1]
Values (hexadecimal)
NTSC M PAL B, D, SECAM
G, H and I
00
chip version
ID7 to ID4
read only
01
increment delay
X, X, X, X, IDEL3 to IDEL0
08
08
08
02
analog input control 1
FUSE1, FUSE0, GUDL1, GUDL0 C0
C0
C0
and MODE3 to MODE0
03
analog input control 2
X, HLNRS, VBSL, WPOFF,
10
10
10
HOLDG, GAFIX, GAI28 and GAI18
04
analog input control 3
GAI17 to GAI10
90
90
90
05
analog input control 4
GAI27 to GAI20
90
90
90
06
horizontal sync start
HSB7 to HSB0
EB
EB
EB
07
horizontal sync stop
HSS7 to HSS0
E0
E0
E0
08
sync control
AUFD, FSEL, FOET, HTC1, HTC0, 98
98
98
HPLL, VNOI1 and VNOI0
09
luminance control
BYPS, YCOMB, LDEL, LUBW and 40
40
1B
LUFI3 to LUFI0
0A
luminance brightness control DBRI7 to DBRI0
80
80
80
0B
luminance contrast control
DCON7 to DCON0
44
44
44
0C
chrominance saturation control DSAT7 to DSAT0
40
40
40
0D
chrominance hue control
HUEC7 to HUEC0
00
00
00
0E
chrominance control 1
CDTO, CSTD2 to CSTD0, DCVF, 89
81
D0
FCTC, X and CCOMB
SAA7108AE_SAA7109AE_3
Product data sheet
Rev. 03 — 6 February 2007
© NXP B.V. 2007. All rights reserved.
173 of 208