XC3S5000-5FGG676C Datasheet, PDF (271/272 Pages) Xilinx, Inc – Introduction and Ordering Information

Spartan-3 FPGA Family: Pinout Descriptions
Revision History
Date
Version
04/03/2003
1.0
04/21/2003
1.1
05/12/2003
07/11/2003
1.1.1
1.1.2
07/29/2003
1.2
08/19/2003
10/09/2003
1.2.1
1.2.2
12/17/2003
1.3
02/27/2004
1.4
07/13/2004
1.5
08/24/2004
01/17/2005
1.5.1
1.6
08/19/2005
1.7
04/03/2006
2.0
04/26/2006
2.1
05/25/2007
2.2
Description
Initial Xilinx release.
Added information on the VQ100 package footprint, including a complete pinout table (Table 87) and
footprint diagram (Figure 44). Updated Table 85 with final I/O counts for the VQ100 package. Also added
final differential I/O pair counts for the TQ144 package. Added clarifying comments to HSWAP_EN pin
description on page 119. Updated the footprint diagram for the FG900 package shown in Figure 55a and
Figure 55b. Some thick lines separating I/O banks were incorrect. Made cosmetic changes to Figure 40,
Figure 42, and Figure 43. Updated Xilinx hypertext links. Added XC3S200 and XC3S400 to Pin Name
column in Table 91.
AM32 pin was missing GND label in FG1156 package diagram (Figure 53).
Corrected misspellings of GCLK in Table 69 and Table 70. Changed CMOS25 to LVCMOS25 in
Dual-Purpose Pin I/O Standard During Configuration section. Clarified references to Module 2. For
XC3S5000 in FG1156 package, corrected N.C. symbol to a black square in Table 110, key, and package
drawing.
Corrected pin names on FG1156 package. Some package balls incorrectly included LVDS pair names.
The affected balls on the FG1156 package include G1, G2, G33, G34, U9, U10, U25, U26, V9, V10, V25,
V26, AH1, AH2, AH33, AH34. The number of LVDS pairs is unaffected. Modified affected balls and
re-sorted rows in Table 110. Updated affected balls in Figure 53. Also updated ASCII and Excel electronic
versions of FG1156 pinout.
Removed 100 MHz ConfigRate option in CCLK: Configuration Clock section and in Table 80. Added note
that TDO is a totem-pole output in Table 77.
Some pins had incorrect bank designations and were improperly sorted in Table 93. No pin names or
functions changed. Renamed DCI_IN to DCI and added black diamond to N.C. pins in Table 93. In
Figure 47, removed some extraneous text from pin 106 and corrected spelling of pins 45, 48, and 81.
Added FG320 pin tables and pinout diagram (FG320: 320-lead Fine-pitch Ball Grid Array). Made cosmetic
changes to the TQ144 footprint (Figure 46), the PQ208 footprint (Figure 47), the FG676 footprint
(Figure 53), and the FG900 footprint (Figure 55). Clarified wording in Precautions When Using the JTAG
Port in 3.3V Environments section.
Clarified wording in Using JTAG Port After Configuration section. In Table 81, reduced package height for
FG320 and increased maximum I/O values for the FG676, FG900, and FG1156 packages.
Added information on lead-free (Pb-free) package options to the Package Overview section plus Table 81
and Table 83. Clarified the VRN_# reference resistor requirements for I/O standards that use single
termination as described in the DCI Termination Types section and in Figure 42b. Graduated from
Advance Product Specification to Product Specification.
Removed XC3S2000 references from FG1156: 1156-lead Fine-pitch Ball Grid Array.
Added XC3S50 in CP132 package option. Added XC3S2000 in FG456 package option. Added
XC3S4000 in FG676 package option. Added Selecting the Right Package Option section. Modified or
added Table 81, Table 83, Table 84, Table 85, Table 89, Table 90, Table 100, Table 102, Table 103,
Table 106, Figure 45, and Figure 53.
Removed term “weak” from the description of pull-up and pull-down resistors. Added IDCODE Register
values. Added signal integrity precautions to CCLK: Configuration Clock and indicated that CCLK should
be treated as an I/O during Master mode in Table 79.
Added Package Thermal Characteristics. Updated Figure 41 to make it a more obvious example. Added
detail about which pins have dedicated pull-up resistors during configuration, regardless of the
HSWAP_EN value to Table 70 and to Pin Behavior During Configuration. Updated Precautions When
Using the JTAG Port in 3.3V Environments.
Corrected swapped data row in Table 86. The Theta-JA with zero airflow column was swapped with the
Theta-JC column. Made additional notations on CONFIG and JTAG pins that have pull-up resistors during
configuration, regardless of the HSWAP_EN input.
Added link on page 128 to Material Declaration Data Sheets. Corrected units typo in Table 74. Added
Note 1 to Table 103 about VREF for XC3S1500 in FG676.
DS099 (v3.1) June 27, 2013
www.xilinx.com
Product Specification
271