XC3S5000-5FGG676C Datasheet, PDF (104/272 Pages) Xilinx, Inc – Introduction and Ordering Information

Spartan-3 FPGA Family: DC and Switching Characteristics
Revision History
Date
04/11/2003
07/11/2003
Version
1.0
1.1
02/06/2004
1.2
03/04/2004
1.3
08/24/2004
1.4
12/17/2004
1.5
08/19/2005
1.6
04/03/2006
2.0
04/26/2006
2.1
Description
Initial Xilinx release.
Extended Absolute Maximum Rating for junction temperature in Table 28. Added numbers for typical
quiescent supply current (Table 34) and DLL timing.
Revised V_IN maximum rating (Table 28). Added power-on requirements (Table 30), leakage current
number (Table 33), and differential output voltage levels (Table 38) for Rev. 0. Published new quiescent
current numbers (Table 34). Updated pull-up and pull-down resistor strengths (Table 33). Added
LVDCI_DV2 and LVPECL standards (Table 37 and Table 38). Changed CCLK setup time (Table 66 and
Table 67).
Added timing numbers from v1.29 speed files as well as DCM timing (Table 58 through Table 63).
Added reference to errata documents on page 49. Clarified Absolute Maximum Ratings and added ESD
information (Table 28). Explained V_CCO ramp time measurement (Table 30). Clarified I_L specification
(Table 33). Updated quiescent current numbers and added information on power-on and surplus current
(Table 34). Adjusted V_REF range for HSTL_III and HSTL_I_18 and changed V_IH min for LVCMOS12
(Table 35). Added note limiting V_TT range for SSTL2_II signal standards (Table 36). Calculated V_OH and
V_OL levels for differential standards (Table 38). Updated Switching Characteristics with speed file v1.32
(Table 40 through Table 48 and Table 51 through Table 56). Corrected IOB test conditions (Table 41).
Updated DCM timing with latest characterization data (Table 58 through Table 62). Improved DCM CLKIN
pulse width specification (Table 58). Recommended use of Virtex-II FPGA Jitter calculator (Table 61).
Improved DCM PSCLK pulse width specification (Table 62). Changed Phase Shifter lock time parameter
(Table 63). Because the BitGen option Centered_x#_y# is not necessary for Variable Phase Shift mode,
removed BitGen command table and referring text. Adjusted maximum CCLK frequency for the slave
serial and parallel configuration modes (Table 66). Inverted CCLK waveform (Figure 37). Adjusted JTAG
setup times (Table 68).
Updated timing parameters to match v1.35 speed file. Improved V_CCO ramp time specification (Table 30).
Added a note limiting the rate of change of V_CCAUX (Table 32). Added typical quiescent current values for
the XC3S2000, XC3S4000, and XC3S5000 (Table 34). Increased I_OH and I_OL for SSTL2-I and SSTL2-II
standards (Table 36). Added SSO guidelines for the VQ, TQ, and PQ packages as well as edited SSO
guidelines for the FT and FG packages (Table 50). Added maximum CCLK frequencies for configuration
using compressed bitstreams (Table 66 and Table 67). Added specifications for the HSLVDCI standards
(Table 35, Table 36, Table 44, Table 47, Table 48, and Table 50).
Updated timing parameters to match v1.37 speed file. All Spartan-3 FPGA part types, except XC3S5000,
promoted to Production status. Removed V_CCO ramp rate restriction from all mask revision ‘E’ and later
devices (Table 30). Added equivalent resistance values for internal pull-up and pull-down resistors
(Table 33). Added worst-case quiescent current values for XC3S2000, XC3S4000, XC3S5000 (Table 34).
Added industrial temperature range specification and improved typical quiescent current values
(Table 34). Improved the DLL minimum clock input frequency specification from 24 MHz down to 18 MHz
(Table 58). Improved the DFS minimum and maximum clock output frequency specifications (Table 60,
Table 61). Added new miscellaneous DCM specifications (Table 64), primarily affecting Industrial
temperature range applications. Updated Simultaneously Switching Output Guidelines and Table 50 for
QFP packages. Added information on SSTL18_II I/O standard and timing to support DDR2 SDRAM
interfaces. Added differential (or complementary single-ended) DIFF_HSTL_II_18 and DIFF_SSTL2_II
I/O standards, including DCI terminated versions. Added electro-static discharge (ESD) data for the
XC3S2000 and larger FPGAs (Table 28). Added link to Spartan-3 FPGA errata notices and how to
receive automatic notifications of data sheet or errata changes.
Upgraded Module 3, removing Preliminary status. Moved XC3S5000 to Production status in Table 39.
Finalized I/O timing on XC3S5000 for v1.38 speed files. Added minimum timing values for various logic
and I/O paths. Corrected labels for R_PU and R_PD and updated R_PD conditions for in Table 33. Added final
mask revision ‘E’ specifications for LVDS_25, RSDS_25, LVDSEXT_25 differential outputs to Table 38.
Added BLVDS termination requirements to Figure 34. Improved recommended Simultaneous Switching
Outputs (SSOs) limits in Table 50 for quad-flat packaged based on silicon testing using devices soldered
on a printed circuit board. Updated Note 2 in Table 63. Updated Note 6 in Table 30. Added INIT_B
minimum pulse width specification, T_INIT, to Table 65.
Updated document links.
DS099 (v3.1) June 27, 2013
www.xilinx.com
Product Specification
104