HD6417034 Datasheet, PDF (572/691 Pages) Renesas Technology Corp – SuperH RISC ENGINE SH7032 AND SH7034

T_p
T_r
T_c
CK
A21–A0
RAS
CAS
RD(Read)
WRH, WRL,
WR(Read)
DACK0
DACK1
(Read)
AD15–AD0
DPH, DPL
(Read)
RD(Write)
WRH, WRL,
WR(Write)
AD15–AD0
(Write)
DPH, DPL
(Write)
DACK0
DACK1
(Write)
t_AD
t_AD
Row
t_RASD1
t_RAH
t_ASC
t_RDD
Column
t_RASD2
t_{DS tCASD1}
t_RSD
t_WCH
t_DACD1 t_DACD2
t_RAC1^*3
t_CAC1^*1
t_ACC1^*2
t_RDS
t_RDH^*4
t_WSD3
t_WDD2
t_WSD4
t_WCS
t_WDH
t_WPDD2
t_WPDH
t_DACD4 t_DACD5
Notes: *1 For t_CAC1, use t_cyc × 0.65 – 19 (for 35% duty) or t_cyc × 0.5 – 19 (for 50% duty) instead of
t_cyc – t_AD – t_ASC – t_RDS.
*2 For t_ACC1, use t_cyc – 30 instead of t_cyc – t_AD – t_RDS.
*3 For t_RAC1, use t_cyc × 1.5 – 20 instead of t_cyc × 1.5 – t_RASD1 – t_RDS.
*4 t_RDH is measured from A21–A0, RAS, or CAS, whichever is negated first.
Figure 20.55 DRAM Bus Cycle (Short-Pitch, Normal Mode)
536