|
HD6417034 Datasheet, PDF (119/691 Pages) Renesas Technology Corp – SuperH RISC ENGINE SH7032 AND SH7034 | |||
|
◁ |
6.1.3 Register Configuration
The user break controller has five registers as listed in table 6.1. These registers are used for
setting break conditions.
Table 6.1 User Break Controller Registers
Name
Abbr.
R/W Address*
Initial
Value Bus width
Break address register high
BARH R/W H'5FFFF90 H'0000 8, 16, 32
Break address register low
BARL R/W H'5FFFF92 H'0000 8, 16, 32
Break address mask register high BAMRH R/W H'5FFFF94 H'0000 8, 16, 32
Break address mask register low
BAMRL R/W H'5FFFF96 H'0000 8, 16, 32
Break bus cycle register
BBR
R/W H'5FFFF98 H'0000 8, 16, 32
Note: * Only the values of bits A27âA24 and A8âA0 are valid; bits A23âA9 are ignored. For details
on the register addresses, see section 8.3.5, Area Descriptions.
83
|
▷ |