English
Language : 

HD6417034 Datasheet, PDF (538/691 Pages) Renesas Technology Corp – SuperH RISC ENGINE SH7032 AND SH7034
◁
CK
A21–A0
RAS
CAS
RD(Read)
WRH, WRL,
WR(Read)
AD15–AD0
DPH, DPL
(Read)
DACK0
DACK1
(Read)
RD(Write)
WRH, WRL,
WR(Write)
AD15–AD0
(Write)
DPH, DPL
(Write)
DACK0
DACK1
(Write)
Tp
Tr
Tc1
Tc2
tAD
tAD
Row
tRASD1
tRAH
Column
tRASD2
tCASD2
tDS
tRDD
tCASD3
tRSD
tWCH
tACC2*2
tRAC2*3
tCAC2*1
tRDS tRDH*4
tDACD1
tDACD2
tWSD1
tWSD2
tWDD1
tWDH
tWPDD1
tWPDH
tDACD3
tDACD3
Notes: *1 For tCAC2, use tcyc × (n + 1) – 35 instead of tcyc × (n + 1) – tCASD2 – tRDS.
*2 For tACC2, use tcyc × (n + 2) – 44 instead of tcyc × (n + 2) – tAD – tRDS.
*3 For tRAC2, use tcyc × (n + 2.5) – 35 instead of tcyc × (n + 2.5) – tRASD1 – tRDS.
*4 tRDH is measured from A21–A0, CAS, or RAS, whichever is negated first.
Figure 20.26 DRAM Bus Cycle: (Long-Pitch, Normal Mode)
502
 ▷