English
Language : 

Z8F4822AR020SG Datasheet, PDF (35/323 Pages) Zilog, Inc. – High Performance 8-Bit Microcontrollers
Z8 Encore! XP® F64xx Series
Product Specification
15
Table 3. Signal Descriptions (Continued)
Signal
Mnemonic I/O
Description
SPI Controller (continued)
MOSI
MISO
I/O
Master-Out/Slave-In. This signal is the data output from the SPI master device
and the data input to the SPI slave device. It is multiplexed with a general-pur-
pose I/O pin.
I/O
Master-In/Slave-Out. This pin is the data input to the SPI master device and
the data output from the SPI slave device. It is multiplexed with a 
general-purpose I/O pin.
UART Controllers
TXD0/TXD1 O
RXD0/RXD1 I
CTS0/CTS1 I
DE0/DE1
O
Transmit Data. These signals are the transmit outputs from the UARTs. The
TxD signals are multiplexed with general-purpose I/O pins.
Receive Data. These signals are the receiver inputs for the UARTs and IrDAs.
The RxD signals are multiplexed with general-purpose I/O pins.
Clear To Send. These signals are control inputs for the UARTs. The CTS sig-
nals are multiplexed with general-purpose I/O pins.
Driver Enable. This signal allows automatic control of external RS-485 drivers.
This signal is approximately the inverse of the Transmit Empty (TXE) bit in the
UART Status 0 Register. The DE signal may be used to ensure an external
RS-485 driver is enabled when data is transmitted by the UART.
Timers
T0OUT/
O
T1OUT/
T2OUT/
T3OUT
T0IN/T1IN/ I
T2IN/T3IN
Timer Output 0-3. These signals are output pins from the timers. The timer
output signals are multiplexed with general-purpose I/O pins. T3OUT is not
available in 44-pin package devices.
Timer Input 0-3. These signals are used as the capture, gating and counter
inputs. The timer input signals are multiplexed with general-purpose I/O pins.
T3IN is not available in 44-pin package devices.
Analog
ANA[11:0]
I
VREF
I
Analog Input. These signals are inputs to the ADC. The ADC analog inputs are
multiplexed with general-purpose I/O pins.
Analog-to-Digital converter reference voltage input. The VREF pin must be left
unconnected (or capacitively coupled to analog ground) if the internal voltage
reference is selected as the ADC reference voltage.
PS019924-0113
PRELIMINARY
Signal Descriptions