MC9S12GRMV1 Datasheet, PDF (594/1292 Pages) Freescale Semiconductor, Inc – MC9S12G Family Reference Manual and Data Sheet

Freescale’s Scalable Controller Area Network (S12MSCANV3)
Table 18-9. Time Segment 2 Values
TSEG22
TSEG21
TSEG20
Time Segment 2
0
0
0
1 Tq clock cycle¹
0
0
1
2 Tq clock cycles
:
:
:
:
1
1
0
7 Tq clock cycles
1
1
1
8 Tq clock cycles
1 _{This setting is not valid. Please refer to Table 18-37 for valid settings.}
Table 18-10. Time Segment 1 Values
TSEG13
TSEG12
TSEG11
TSEG10
Time segment 1
0
0
0
0
1 Tq clock cycle¹
0
0
0
1
2 Tq clock cycles¹
0
0
1
0
3 Tq clock cycles¹
0
0
1
1
4 Tq clock cycles
:
:
:
:
:
1
1
1
0
15 Tq clock cycles
1
1
1
1
16 Tq clock cycles
1 _{This setting is not valid. Please refer to Table 18-37 for valid settings.}
The bit time is determined by the oscillator frequency, the baud rate prescaler, and the number of time
quanta (Tq) clock cycles per bit (as shown in Table 18-9 and Table 18-10).
Eqn. 18-1
Bit Time= ⁽---P----r---e---f-s-C--c---A-a----Nl--e--C-r----L--v--K-a----l--u----e----⁾ • (1 + TimeSegment1 + TimeSegment2)
18.3.2.5 MSCAN Receiver Flag Register (CANRFLG)
A flag can be cleared only by software (writing a 1 to the corresponding bit position) when the condition
which caused the setting is no longer valid. Every flag has an associated interrupt enable bit in the
CANRIER register.
Module Base + 0x0004
Access: User read/write¹
7
R
WUPIF
W
6
CSCIF
5
RSTAT1
4
RSTAT0
3
TSTAT1
2
TSTAT0
1
OVRIF
0
RXF
Reset:
0
0
0
0
0
0
0
0
= Unimplemented
Figure 18-8. MSCAN Receiver Flag Register (CANRFLG)
MC9S12G Family Reference Manual, Rev.1.23
596
Freescale Semiconductor