MC9S12GRMV1 Datasheet, PDF (1141/1292 Pages) Freescale Semiconductor, Inc – MC9S12G Family Reference Manual and Data Sheet

240 KByte Flash Module (S12FTMRG240K2V1)
31.3 Memory Map and Registers
This section describes the memory map and registers for the Flash module. Read data from unimplemented
memory space in the Flash module is undefined. Write access to unimplemented or reserved memory space
in the Flash module will be ignored by the Flash module.
CAUTION
Writing to the Flash registers while a Flash command is executing (that is
indicated when the value of flag CCIF reads as ’0’) is not allowed. If such
action is attempted the write operation will not change the register value.
Writing to the Flash registers is allowed when the Flash is not busy
executing commands (CCIF = 1) and during initialization right after reset,
despite the value of flag CCIF in that case (refer to Section 31.6 for a
complete description of the reset sequence).
.
Table 31-2. FTMRG Memory Map
Global Address (in Bytes)
0x0_0000 - 0x0_03FF
Size
(Bytes)
1,024 ^{Register Space}
Description
0x0_0400 – 0x0_13FF
4,096 EEPROM Memory
0x0_4000 – 0x0_7FFF
0x0_4000 – 0x0_7FFF
16,284 NVMRES=0 : P-Flash Memory area active
16,284 NVMRES¹=1 : NVM Resource area (see Figure 31-3)
0x0_8000 – 0x3_FFFF
229,376 P-Flash Memory
1 _{See NVMRES description in Section 31.4.3}
31.3.1 Module Memory Map
The S12 architecture places the P-Flash memory between global addresses 0x0_4000 and 0x3_FFFF as
shown in Table 31-3 .The P-Flash memory map is shown in Figure 31-2.
Freescale Semiconductor
MC9S12G Family Reference Manual, Rev.1.23
1143