|
MC9S12GRMV1 Datasheet, PDF (176/1292 Pages) Freescale Semiconductor, Inc – MC9S12G Family Reference Manual and Data Sheet | |||
|
◁ |
Port Integration Module (S12GPIMV1)
PP3-PP2
PP1
PP0
Table 2-14. Port P Pins PP7-0 (continued)
⢠Except 20 TSSOP: The PWM channels 3 and 2 signal are mapped to these pins when used with the
PWM function. The enabled PWM channel forces the I/O state to be an output.
⢠Except 20 TSSOP: The ADC ETRIG 3 and 2 signal are mapped to these pins when used with the ADC
function. The enabled external trigger function has no effect on the I/O state. Refer to Section 2.6.4,
âADC External Triggers ETRIG3-0â.
⢠Except 20 TSSOP: Pin interrupts can be generated if enabled in input or output mode.
⢠Signal priority:
Except 20 TSSOP: PWM > GPO
⢠Except 20 TSSOP: The PWM channel 1 signal is mapped to this pin when used with the PWM function.
The enabled PWM channel forces the I/O state to be an output.
⢠Except 100 LQFP and 20 TSSOP: The ECLKX2 signal is mapped to this pin when used with the
external clock function. The enabled ECLKX2 forces the I/O state to an output.
⢠Except 20 TSSOP: The ADC ETRIG1 signal is mapped to this pin when used with the ADC function.
The enabled external trigger function has no effect on the I/O state. Refer to Section 2.6.4, âADC
External Triggers ETRIG3-0â.
⢠Except 20 TSSOP: Pin interrupts can be generated if enabled in input or output mode.
⢠Signal priority:
Except 100 LQFP and 20 TSSOP: PWM1 > ECLKX2 > GPO
100 LQFP: PWM1 > GPO
⢠Except 20 TSSOP: The PWM channel 0 signal is mapped to this pin when used with the PWM function.
The enabled PWM channel forces the I/O state to be an output.
⢠Except 100 LQFP and 20 TSSOP: The API_EXTCLK signal is mapped to this pin when used with the
external clock function. If the Autonomous Periodic Interrupt clock is enabled and routed here the I/O
state is forced to output.
⢠Except 20 TSSOP: The ADC ETRIG0 signal is mapped to this pin when used with the ADC function.
The enabled external trigger function has no effect on the I/O state. Refer to Section 2.6.4, âADC
External Triggers ETRIG3-0â.
⢠Except 20 TSSOP: Pin interrupts can be generated if enabled in input or output mode.
⢠Signal priority:
Except 100 LQFP and 20 TSSOP: PWM0 > API_EXTCLK > GPO
100 LQFP: PWM0 > GPO
MC9S12G Family Reference Manual, Rev.1.23
178
Freescale Semiconductor
|
▷ |