English
Language : 

HD6473847RHV Datasheet, PDF (11/546 Pages) Renesas Technology Corp – Renesas 8-Bit Single-Chip Microcomputer H8 Family / H8/300L Super Low Power Series
Contents
Section 1 Overview............................................................................................... 1
1.1 Features .................................................................................................................................. 1
1.2 Internal Block Diagram.......................................................................................................... 4
1.3 Pin Arrangement .................................................................................................................... 7
1.4 Pin Functions ....................................................................................................................... 19
Section 2 CPU..................................................................................................... 23
2.1 Features ................................................................................................................................ 23
2.2 Address Space and Memory Map ........................................................................................ 24
2.3 Register Configuration ......................................................................................................... 33
2.3.1 General Registers .................................................................................................... 34
2.3.2 Program Counter (PC) ............................................................................................ 34
2.3.3 Condition Code Register (CCR) ............................................................................. 35
2.3.4 Initial Register Values............................................................................................. 36
2.4 Data Formats ........................................................................................................................ 36
2.4.1 General Register Data Formats ............................................................................... 36
2.4.2 Memory Data Formats ............................................................................................ 38
2.5 Instruction Set ...................................................................................................................... 39
2.5.1 Data Transfer Instructions....................................................................................... 41
2.5.2 Arithmetic Operations Instructions ......................................................................... 43
2.5.3 Logic Operations Instructions................................................................................. 44
2.5.4 Shift Instructions..................................................................................................... 44
2.5.5 Bit Manipulation Instructions ................................................................................. 46
2.5.6 Branch Instructions ................................................................................................. 49
2.5.7 System Control Instructions.................................................................................... 51
2.5.8 Block Data Transfer Instructions ............................................................................ 52
2.6 Addressing Modes and Effective Address ........................................................................... 53
2.6.1 Addressing Modes .................................................................................................. 53
2.6.2 Effective Address Calculation................................................................................. 56
2.7 Basic Bus Cycle ................................................................................................................... 60
2.7.1 Access to On-Chip Memory (RAM, ROM)............................................................ 60
2.7.2 On-Chip Peripheral Modules .................................................................................. 61
2.8 CPU States ........................................................................................................................... 63
2.9 Usage Notes ......................................................................................................................... 64
2.9.1 Notes on Data Access to Empty Areas ................................................................... 64
2.9.2 Access to Internal I/O Registers.............................................................................. 64
2.9.3 EEPMOV Instruction.............................................................................................. 65
2.9.4 Bit Manipulation Instructions ................................................................................. 65
Rev. 7.00 Mar. 08, 2010 Page ix of xxx
REJ09B0024-0700