HD64F2357VF13 Datasheet, PDF (480/1049 Pages) Renesas Technology Corp – Old Company Name in Catalogs and Other Documents

12.6.3 Contention between TCOR Write and Compare Match
During the T₂ state of a TCOR write cycle, the TCOR write has priority and the compare match signal is disabled even if a
compare match event occurs.
Figure 12-12 shows this operation.
TCOR write cycle by CPU
T₁
T₂
ø
Address
TCOR address
Internal write signal
TCNT
N
N+1
TCOR
N
M
Compare match signal
TCOR write data
Prohibited
Figure 12-12 Contention between TCOR Write and Compare Match
12.6.4 Contention between Compare Matches A and B
If compare match events A and B occur at the same time, the 8-bit timer operates in accordance with the priorities for the
output statuses set for compare match A and compare match B, as shown in table 12-4.
Table 12-4 Timer Output Priorities
Output Setting
Toggle output
1 output
0 output
No change
Priority
High
Low
Rev.6.00 Oct.28.2004 page 450 of 1016
REJ09B0138-0600H