English
Language : 

HD64F2357VF13 Datasheet, PDF (407/1049 Pages) Renesas Technology Corp – Old Company Name in Catalogs and Other Documents
10.4.3 Synchronous Operation
In synchronous operation, the values in a number of TCNT counters can be rewritten simultaneously (synchronous
presetting). Also, a number of TCNT counters can be cleared simultaneously by making the appropriate setting in TCR
(synchronous clearing).
Synchronous operation enables TGR to be incremented with respect to a single time base.
Channels 0 to 5 can all be designated for synchronous operation.
Example of Synchronous Operation Setting Procedure: Figure 10-14 shows an example of the synchronous operation
setting procedure.
Synchronous operation
selection
Set synchronous
operation
[1]
Synchronous presetting
Set TCNT
[2]
Synchronous clearing
Clearing
source generation
channel?
Yes
Select counter
clearing source
No
[3]
Start count
[5]
Set synchronous
counter clearing
[4]
Start count
[5]
<Synchronous presetting>
<Counter clearing>
<Synchronous clearing>
[1] Set to 1 the SYNC bits in TSYR corresponding to the channels to be designated for synchronous
operation.
[2] When the TCNT counter of any of the channels designated for synchronous operation is
written to, the same value is simultaneously written to the other TCNT counters.
[3] Use bits CCLR2 to CCLR0 in TCR to specify TCNT clearing by input capture/output compare,
etc.
[4] Use bits CCLR2 to CCLR0 in TCR to designate synchronous clearing for the counter clearing
source.
[5] Set to 1 the CST bits in TSTR for the relevant channels, to start the count operation.
Figure 10-14 Example of Synchronous Operation Setting Procedure
Example of Synchronous Operation: Figure 10-15 shows an example of synchronous operation.
In this example, synchronous operation and PWM mode 1 have been designated for channels 0 to 2, TGR0B compare
match has been set as the channel 0 counter clearing source, and synchronous clearing has been set for the channel 1 and 2
counter clearing sources.
Three-phase PWM waveforms are output from pins TIOC0A, TIOC1A, and TIOC2A. At this time, synchronous
presetting, and synchronous clearing by TGR0B compare match, is performed for channel 0 to 2 TCNT counters, and the
data set in TGR0B is used as the PWM cycle.
Rev.6.00 Oct.28.2004 page 377 of 1016
REJ09B0138-0600H