Z80 Datasheet, PDF (225/330 Pages) Zilog, Inc. – Z80 CPU PERIPHERALS

< %27 2GTKRJGTCNU
7UGT /CPWCN

PROGRAMMING SUMMARY
Overview
This section discusses the Load Interrupt Vector, Set Mode, Set Interrupt
control registers.
Load Interrupt Vector
D7 D6 D5 D4 D3 D2 D1 D0
V1 V6 V5 V4 V3 V2 V1 0
Set Mode
D7 D6 D5 D4 D3 D2 D1 D0
M1 M0 X X 1 1 1 1
M1
M0
Mode
0
0
Output
0
1
Input
1
0
Bidirectional
1
1
Bit Control
When selecting Mode 3, the next word must set the I/O Register:
UM008101-0601
Parallel Input/Output