Z80 Datasheet, PDF (103/330 Pages) Zilog, Inc. – Z80 CPU PERIPHERALS

< %27 2GTKRJGTCNU
7UGT /CPWCN

– Prevents interrupts from lower priority devices in an interrupt
daisy-chain
– Prevents further bus requests by this DMA
If the Interrupt on RDY (interrupt before requesting bus) option is selected,
the IP latch is set when the Ready line becomes active, causing INT to go
Low.
The IP latch is reset whenever the IUS latch is se. If the interrupt causing
condition is not removed before IUS reset, IP becomes set again after IUS
reset, causing another interrupt. The US latch can be reset by the Z80
CPU’s Return from Interrupt (RETI) instruction or by control bytes written
to the DMA.
Enable Interrupts
Disable Interrupts
SQ
R
Interrupt Condition
M1 Inactive
Reinitialize Status Byte
Reset and Disable Interrupts
S
O
IP
R
*NOTE: Interrupt conditions can include end-of-block,
byte match, or active RDY line, depending on programming.
Figure 34. Interrupt Pending (IP) Latch
Interrupt Pending
(To IUS Latch Set)
Interrupt Pending
(from IP Latch)
Interrupt Acknowledge
(M1 and IORQ)
IEI
RETI
Reset and Disable Interrupts
S
O
IUS
R
Figure 35. Interrupt Under Service (IUS) Latch
Disable DMA
UM008101-0601
Direct Memory Access