Z80 Datasheet, PDF (196/330 Pages) Zilog, Inc. – Z80 CPU PERIPHERALS

< %27 2GTKRJGTCNU
7UGT /CPWCN

• Four modes of port operation with interrupt-controlled handshake:
– Byte Output
– Byte Input
– Byte Bidirectional Bus (available on Port A only)
– Bit Control Mode
• Daisy-chain priority interrupt logic, allowing automatic interrupt
vectoring without external logic
• Eight outputs capable of driving darlington transistors
• Fully TTL-compatible inputs and outputs
• Single 5V supply and single-phase clock required
PIO ARCHITECTURE
Overview
Figure 1 illustrates ablock diagram of the Z80 PIO. The internal structure of
the Z80 PIO consists of a Z80 CPU bus interface, internal control logic,
Port A I/O logic, Port B I/O logic, and interrupt control logic. The CPU bus
interface logic allows the PIO to interface directly to the Z80 CPU with no
other external logic. However, address decoders and/or line buffers may be
required for large systems. The internal control logic synchronizes the CPU
data bus to the peripheral device interfaces (Port A and Port B). The two
I/O ports (A and B) are virtually identical and are used to interface directly
to peripheral devices.
Figure 2 depicts the Port I/O logic is composed of 6 registers with hand-
shake control logic. The registers include: an 8-bit data input register, an
8-bit data output register, a 2-bit mode control register, an 8-bit mask
register, an 8-bit input/output select register, and a 2-bit mask control
register.
UM008101-0601
Parallel Input/Output