UPSD33XX Datasheet, PDF (218/231 Pages) STMicroelectronics – Fast 8032 MCU with Programmable Logic

uPSD33xx
Figure 94. Input Macrocell Timing (Product Term Clock)
t_INH
t_INL
PT CLOCK
t_IS
t_IH
INPUT
OUTPUT
AI03101
t_INO
Table 143. Input Macrocell Timing (5V PSD Module)
Symbol
Parameter
Conditions
Min
Max
PT
Aloc
Turbo
Off
Unit
t_IS Input Setup Time
(Note 1)
0
ns
t_IH Input Hold Time
(Note 1)
15
+ 10 ns
t_INH NIB Input High Time
(Note 1)
9
ns
t_INL NIB Input Low Time
(Note 1)
9
ns
t_INO NIB Input to Combinatorial Delay
(Note 1)
34
+ 2 + 10 ns
Note: 1. Inputs from Port A, B, and C relative to register/ latch clock from the PLD. ALE/AS latch timings refer to t_AVLX and t_LXAX.
Table 144. Input Macrocell Timing (3V PSD Module)
Symbol
Parameter
Conditions
Min
Max
PT
Aloc
Turbo
Off
Unit
t_IS Input Setup Time
(Note 1)
0
ns
t_IH Input Hold Time
(Note 1)
25
+ 15 ns
t_INH NIB Input High Time
(Note 1)
12
ns
t_INL NIB Input Low Time
(Note 1)
12
ns
t_INO NIB Input to Combinatorial Delay
(Note 1)
43
+ 4 + 15 ns
Note: 1. Inputs from Port A, B, and C relative to register/latch clock from the PLD. ALE latch timings refer to t_AVLX and t_LXAX.
218/231