English
Language : 

UPSD33XX Datasheet, PDF (180/231 Pages) STMicroelectronics – Fast 8032 MCU with Programmable Logic
◁
uPSD33xx
Table 111. Port C Pin Drive Select Register (address = csiop + offset 16h)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
PC7
Open Drain
N/A (JTAG)
N/A (JTAG)
PC4
Open Drain
PC3
Open Drain
PC2
Open Drain
N/A (JTAG)
Note: 1. For each bit, 1 = pin drive type is selected, 0 = pin drive type is default mode, CMOS push/pull
2. Default state for register is 00h after reset or power-up
Bit 0
N/A (JTAG)
Table 112. Port D Pin Drive Select Register (address = csiop + offset 17h)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
N/A
N/A
N/A
N/A
N/A
PD2(3)
Slew Rate
PD1
Slew Rate
Note: 1. For each bit, 1 = pin drive type is selected, 0 = pin drive type is default mode, CMOS push/pull
2. Default state for register is 00h after reset or power-up
3. Pin is not available on 52-pin uPSD33xx devices
Table 113. Port A Enable Out Register(1) (address = csiop + offset 0Ch)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
PA7 OE
PA6 OE
PA5 OE
PA4 OE
PA3 OE
PA2 OE
PA1 OE
Note: 1. Port A not available on 52-pin uPSD33xx devices
2. For each bit, 1 = pin drive is enabled as an output, 0 = pin drive is off (high-impedance, pin used as input)
Bit 0
N/A
Bit 0
PA0 OE
Table 114. Port B Enable Out Register (address = csiop + offset 0Dh)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
PB7 OE
PB6 OE
PB5 OE
PB4 OE
PB3 OE
PB2 OE
PB1 OE
Note: For each bit, 1 = pin drive is enabled as an output, 0 = pin drive is off (high-impedance, pin used as input)
Bit 0
PB0 OE
Table 115. Port C Enable Out Register (address = csiop + offset 1Ah)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
PC7 OE N/A (JTAG) N/A (JTAG) PC4 OE
PC3 OE
PC2 OE N/A (JTAG)
Note: 1. For each bit, 1 = pin drive is enabled as an output, 0 = pin drive is off (high-impedance, pin used as input)
Bit 0
N/A (JTAG)
Table 116. Port D Enable Out Register (address = csiop + offset 1Bh)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
N/A
N/A
N/A
N/A
N/A
PD2 OE(2)
PD1 OE
Note: 1. For each bit, 1 = pin drive is enabled as an output, 0 = pin drive is off (high-impedance, pin used as input)
2. Pin is not available on 52-pin uPSD33xx devices
Bit 0
N/A
180/231
 ▷