English
Language : 

UPSD33XX Datasheet, PDF (199/231 Pages) STMicroelectronics – Fast 8032 MCU with Programmable Logic
uPSD33xx
Recommended JTAG Connector. There is no
industry standard JTAG connector. STMicroelec-
tronics recommends a specific JTAG connector
and pinout for uPSD3xxx so programming and de-
bug equipment will easily connect to the circuit
board. The user does not have to use this connec-
tor if there is a different connection scheme.
The recommended connector scheme can accept
a standard 14-pin ribbon cable connector (2 rows
of 7 pins on 0.1” centers, 0.025” square posts,
standard keying) as shown in Figure 83. See the
STMicroelectronics “FlashLINK, FL-101 User
Manual” for more information.
Figure 83. Recommended JTAG Connector
14
13
TERR TDO
12
11
GND TCK
10
9
GND TMS
VIEW: Looking into face of shrouded
male connector, with 0.025"
posts on 0.1" centers.
Connector reference:
Molex 70247-1401
This connector accepts a 14-pin
ribbon cable such as:
8
7 KEY
RST VCC
WAY
• Samtec:
HCSD-07-D-06.00-01-S-N
6
5
TSTAT TDI
• Digikey:
M3CCK-14065-ND
4
3
CNTL GND
2
1
TRST JEN
AI09187
Chaining uPSD33xx Devices. It is possible to
chain a uPSD33xx device with other uPSD33xx
devices on a circuit board, and also chain with
IEEE 1149.1 compliant devices from other manu-
facturers. Figure 84., page 200 shows a chaining
example. The TDO of one device connects to the
TDI of the next device, and so on. Only one device
is performing JTAG operations at any given time
while the other two devices are in BYPASS mode.
Configuration for JTAG chaining can be made in
PSDsoft Express by choosing “More than one de-
vice” when prompted about chaining devices. No-
tice in Figure 84., page 200 that the uPSD33xx
devices are chained externally, but also be aware
that the two die within each uPSD33xx device are
chained internally. This internal chaining of die is
transparent to the user and is taken care of by PS-
Dsoft Express and 3rd party JTAG tool software.
The example in Figure 84., page 200 also shows
how to use 6-pin JTAG when chaining devices.
The signals TSTAT and TERR are configured as
open-drain type signals from PSDsoft Express.
This facilitates a wired-OR connection of TSTAT
signals from multiple uPSD33xx devices and also
a wired-OR connection of TERR signals from
those same multiple devices. PSDsoft Express
puts TSTAT and TERR signals into open-drain
mode by default, requiring external pull-up resis-
tors. Click on 'Properties' in the JTAG-ISP window
of PSDsoft Express to change to standard CMOS
push-pull outputs if desired, but wired-OR logic is
not possible in CMOS output mode.
199/231