GDC21D601 Datasheet, PDF (63/189 Pages) Hynix Semiconductor – 32-Bit RISC MCU

GDC21D601
6. Test Mode Guide for MCU
6.1 TIC Test Mode
Step 1. Set-up TIC test environment, connect the TCLK to tbclk(=XPA[6]) pin and FCLK of fclkgen to
tfclk (=XPA[7]) pin. Until the mode of the PMU is changed to the TIC test mode, sys_clk has to
feed same TCLK to the clock.
Step 2. Reset the MCU using pin nPOR low.
Step 3. Then TIC becomes the bus master
Step 4. Change the mode of PMU by setting the TSTCR to “10” and set TSTCR[1] to high.
Step 5. Start TIC test using tbclk and tfclk pins.
Figure 3. shows TIC Test Environment of Internal Blocks.
APB
ASB
BCLK
ARM720T
FCLK
TREQA
TIC
TREQB
TACK
TIC BOX
EBI
TBUS TCLK
SCLK_IN
PCLK _{PCLK_IN}
BCLK
tbclk
PMU
tfclk
nPOR
SYS_CLK
FCLK
FCLKGEN
Reset GEN
Figure 3. Internal Blocks TIC Test Environment
64