GDC21D601 Datasheet, PDF (184/189 Pages) Hynix Semiconductor – 32-Bit RISC MCU

GDC21D601
PIO Register (@0xFFFF FC00)
ABBREVIATION ADDRESS
PADR
0xFFFFFC00
PADDR
PBDR
PBDDR
PCDR
PCDDR
PDDR
0xFFFFFC04
0xFFFFFC08
0xFFFFFC0C
0xFFFFFC10
0xFFFFFC14
0xFFFFFC18
PDDDR
PEDR
0xFFFFFC1C
0xFFFFFC20
PEDDR
0xFFFFFC24
DESCRIPTIONS
Port A Data Register
At Power-On default, set as IRQ pins.
IRQ[5:0] when PINMUX_PA[5:0 ] = 0
PIOA[5:0] when PINMUX_PA[5:0 ] = 1
PA[7:6] is always set to PIO
Port A Direction control Register
1: Input Port 0: Output Port
Port B Data Register
At Power-On default, set as TimerOut pins.
Timer Out when PINMUX_PB[7:0 ] = 0
PIOB[7:0] when PINMUX_PB[7:0 ] = 1
Port B Direction control Register
1: Input Port 0: Output Port
Port C Data Register
At Power-On default, set as TimerIn pins.
Timer In when PINMUX_PC[7:0 ] = 0
PIOC[7:0] when PINMUX_PC[7:0 ] = 1
Port C Direction control Register
1: Input Port 0: Output Port
Port D Data Register
At Power-On default, set as UART pins
NRI when PINMUX_PD[7] = 0
NDCD when PINMUX_PD[6] = 0
NDSR when PINMUX_PD[5] = 0
NCTS when PINMUX_PD[4] = 0
TXD1 when PINMUX_PD[3] = 0
RXD1 when PINMUX_PD[2] = 0
TXD0 when PINMUX_PD[1] = 0
RXD0 when PINMUX_PD[0] = 0
PIOD[7:0] when PINMUX_PD[7:0 ] = 1
Port D Direction control Register
1: Input Port 0: Output Port
Port E Data Register
At Power-On default, set as SM/UART pins
SCLK0 when PINMUX_PE[7] = 0
SOUT0 when PINMUX_PE[6] = 0
SIN0 when PINMUX_PE[5] = 0
SMCLK when PINMUX_PE[4] = 0
SMDO when PINMUX_PE[3] = 0
SMDI when PINMUX_PE[2] = 0
NRTS when PINMUX_PE[1] = 0
NDTR when PINMUX_PE[0] = 0
PIOE[7:0] when PINMUX_PE[7:0 ] = 1
PIOE[7:0] when PINMUX_PE[7:0 ] = 1
Port E Direction control Register
1: Input Port 0: Output Port
R/W INITIAL VALUE
R/W 8b’00000000
R/W 8b’00000000
R/W 8b’00000000
R/W 8b’00000000
R/W 8b’00000000
R/W 8b’00000000
R/W 8b’00000000
R/W 8b’00000000
R/W 8b’00000000
R/W 8b’00000000
185