MC68HC08AZ0 Datasheet, PDF (90/444 Pages) Motorola, Inc – Advance Information

Freescale Semiconductor, Inc.
System Integration Module (SIM)
Signal Name
CGMXCLK
CGMVCLK
CGMOUT
IAB
IDB
PORRST
IRST
R/W
Table 2. Signal naming conventions
Description
Buffered version of OSC1 from clock generator module (CGM)
PLL output
PLL-based or OSC1-based clock output from CGM module
(Bus clock = CGMOUT divided by two)
Internal address bus
Internal data bus
Signal from the power-on reset module to the SIM
Internal reset signal
Read/write signal
SIM bus clock control and generation
The bus clock generator provides system clock signals for the CPU and
peripherals on the MCU. The system clocks are generated from an
incoming clock, CGMOUT, as shown in Figure 2. This clock can come
from either an external oscillator or from the on-chip PLL. See
Clock Generator Module (CGM) on page 107.
OSC1
CLOCK
SELECT
÷2
CGMVCLK
CIRCUIT
PLL
BCS
PTC3
MONITOR MODE
USER MODE
CGM
CGMXCLK
A
CGMOUT
B _S*
*When S = 1,
CGMOUT = B
Figure 2. CGM clock signals
SIM COUNTER
÷2
BUS CLOCK
GENERATORS
SIM
MC68HC08AZ0
88
System Integration Module (SIM)
For More Information On This Product,
Go to: www.freescale.com
4-sim
MOTOROLA