MC68HC08AZ0 Datasheet, PDF (76/444 Pages) Motorola, Inc – Advance Information

Freescale Semiconductor, Inc.
Central Processor Unit (CPU)
CPU during break interrupts
If the break module is enabled, a break interrupt causes the CPU to
execute the software interrupt instruction (SWI) at the completion of the
current CPU instruction. See Break Module on page 139. The program
counter vectors to $FFFC–$FFFD ($FEFC–$FEFD in monitor mode).
A return from interrupt instruction (RTI) in the break routine ends the
break interrupt and returns the MCU to normal operation if the break
interrupt has been deasserted.
Instruction Set Summary
Table 1 provides a summary of the M68HC08 instruction set.
MC68HC08AZ0
74
Central Processor Unit (CPU)
For More Information On This Product,
Go to: www.freescale.com
8-cpu
MOTOROLA