M1AFS600-PQ208 Datasheet, PDF (54/334 Pages) Microsemi Corporation – Fusion Family of Mixed Signal FPGAs

Device Architecture
Table 2-17 • VRPSM Signal Descriptions
Signal Name Width Dir.
Function
VRPU
1 In Voltage Regulator Power-Up
0 – Voltage regulator disabled. PUB must be floated or pulled up, and
the TRST pin must be grounded to disable the voltage regulator.
VRINITSTATE
1 – Voltage regulator enabled
1 In Voltage Regulator Initial State
Defines the voltage Regulator status upon power-up of the 3.3 V. The
signal is configured by Libero SoC when the VRPSM macro is
generated.
Tie off to 1 – Voltage regulator enables when 3.3 V is powered.
RTCPSMMATCH 1
Tie off to 0 – Voltage regulator disables when 3.3 V is powered.
In RTC Power System Management Match
Connect from RTCPSMATCH signal from RTC in AB
0 transition to 1 turns on the voltage regulator
PUB
1 In External pin, built-in weak pull-up
Power-Up Bar
0 – Enables voltage regulator at all times
TRST*
1 In External pin, JTAG Test Reset
1 – Enables voltage regulator at all times
FPGAGOOD
1 Out Indicator that the FPGA is powered and functional
No need to connect if it is not used.
1 – Indicates that the FPGA is powered up and functional.
PUCORE
0 – Not possible to read by FPGA since it has already powered off.
1 Out Power-Up Core
VREN*
Inverted signal of PUB. No need to connect if it is not used.
1 Out Voltage Regulator Enable
Connected to 1.5 V voltage regulator in Fusion device internally.
0 – Voltage regulator disables
1 – Voltage regulator enables
Note: *Signals are hardwired internally and do not exist in the macro core.
2-38
Revision 4