|
M1AFS600-PQ208 Datasheet, PDF (185/334 Pages) Microsemi Corporation – Fusion Family of Mixed Signal FPGAs | |||
|
◁ |
Fusion Family of Mixed Signal FPGAs
Summary of I/O Timing Characteristics â Default I/O Software Settings
Table 2-90 ⢠Summary of AC Measuring Points
Applicable to All I/O Bank Types
Standard
Input Reference Voltage
(VREF_TYP)
Board Termination Voltage
(VTT_REF)
Measuring Trip Point
(Vtrip)
3.3 V LVTTL / 3.3 V LVCMOS
â
â
1.4 V
2.5 V LVCMOS
â
â
1.2 V
1.8 V LVCMOS
â
â
0.90 V
1.5 V LVCMOS
â
â
0.75 V
3.3 V PCI
â
â
0.285 * VCCI (RR)
0.615 * VCCI (FF))
3.3 V PCI-X
â
â
0.285 * VCCI (RR)
0.615 * VCCI (FF)
3.3 V GTL
0.8 V
1.2 V
VREF
2.5 V GTL
0.8 V
1.2 V
VREF
3.3 V GTL+
1.0 V
1.5 V
VREF
2.5 V GTL+
1.0 V
1.5 V
VREF
HSTL (I)
0.75 V
0.75 V
VREF
HSTL (II)
0.75 V
0.75 V
VREF
SSTL2 (I)
1.25 V
1.25 V
VREF
SSTL2 (II)
1.25 V
1.25 V
VREF
SSTL3 (I)
1.5 V
1.485 V
VREF
SSTL3 (II)
1.5 V
1.485 V
VREF
LVDS
â
â
Cross point
LVPECL
â
â
Cross point
Table 2-91 ⢠I/O AC Parameter Definitions
Parameter
Definition
tDP
tPY
tDOUT
tEOUT
tDIN
tPYS
tHZ
tZH
tLZ
tZL
tZHS
tZLS
Data to Pad delay through the Output Buffer
Pad to Data delay through the Input Buffer with Schmitt trigger disabled
Data to Output Buffer delay through the I/O interface
Enable to Output Buffer Tristate Control delay through the I/O interface
Input Buffer to Data delay through the I/O interface
Pad to Data delay through the Input Buffer with Schmitt trigger enabled
Enable to Pad delay through the Output BufferâHigh to Z
Enable to Pad delay through the Output BufferâZ to High
Enable to Pad delay through the Output BufferâLow to Z
Enable to Pad delay through the Output BufferâZ to Low
Enable to Pad delay through the Output Buffer with delayed enableâZ to High
Enable to Pad delay through the Output Buffer with delayed enableâZ to Low
Revision 4
2- 169
|
▷ |