English
Language : 

M1AFS600-PQ208 Datasheet, PDF (206/334 Pages) Microsemi Corporation – Fusion Family of Mixed Signal FPGAs
Device Architecture
1.8 V LVCMOS
Low-Voltage CMOS for 1.8 V is an extension of the LVCMOS standard (JESD8-5) used for general-
purpose 1.8 V applications. It uses a 1.8 V input buffer and push-pull output buffer.
Table 2-118 • Minimum and Maximum DC Input and Output Levels
1.8 V
LVCMOS
VIL
VIH
VOL
VOH IOL IOH IOSL IOSH IIL1 IIH2
Drive
Strength
Min.
V
Max.
V
Min.
V
Max. Max.
V
V
Min.
V
Max. Max.
mA mA mA3 mA3 µA4 µA4
Applicable to Pro I/O Banks
2 mA
–0.3 0.35 * VCCI 0.65 * VCCI 3.6 0.45 VCCI – 0.45 2 2 11
9 10 10
4 mA
–0.3 0.35 * VCCI 0.65 * VCCI 3.6 0.45 VCCI – 0.45 4 4 22
17 10 10
6 mA
–0.3 0.35 * VCCI 0.65 * VCCI 3.6 0.45 VCCI – 0.45 6 6 44
35 10 10
8 mA
–0.3 0.35 * VCCI 0.65 * VCCI 3.6 0.45 VCCI – 0.45 8 8 51
45 10 10
12 mA
–0.3 0.35 * VCCI 0.65 * VCCI 3.6 0.45 VCCI – 0.45 12 12 74
91 10 10
16 mA
–0.3 0.35 * VCCI 0.65 * VCCI 3.6 0.45 VCCI – 0.45 16 16 74
91 10 10
Applicable to Advanced I/O Banks
2 mA
–0.3 0.35 * VCCI 0.65 * VCCI 1.9 0.45 VCCI – 0.45 2 2 11
9 10 10
4 mA
–0.3 0.35 * VCCI 0.65 * VCCI 1.9 0.45 VCCI – 0.45 4 4 22
17 10 10
6 mA
–0.3 0.35 * VCCI 0.65 * VCCI 1.9 0.45 VCCI – 0.45 6 6 44
35 10 10
8 mA
–0.3 0.35 * VCCI 0.65 * VCCI 1.9 0.45 VCCI – 0.45 8 8 51
45 10 10
12 mA
–0.3 0.35 * VCCI 0.65 * VCCI 1.9 0.45 VCCI – 0.45 12 12 74
91 10 10
16 mA
–0.3 0.35 * VCCI 0.65 * VCCI 1.9 0.45 VCCI – 0.45 16 16 74
91 10 10
Applicable to Standard I/O Banks
2 mA
–0.3 0.35 * VCCI 0.65 * VCCI 3.6 0.45 VCCI – 0.45 2 2 11
9 10 10
4 mA
–0.3 0.35 * VCCI 0.65 * VCCI 3.6 0.45 VCCI – 0.45 4 4 22
17 10 10
Notes:
1. IIL is the input leakage current per I/O pin over recommended operation conditions where –0.3 V < VIN < VIL.
2. IIH is the input leakage current per I/O pin over recommended operating conditions VIH < VIN < VCCI. Input current is
larger when operating outside recommended ranges.
3. Currents are measured at high temperature (100°C junction temperature) and maximum voltage.
4. Currents are measured at 85°C junction temperature.
5. Software default selection highlighted in gray.
Test Point
Data Path
35 pF
R=1k
Test Point
Enable Path
R to VCCI for tLZ / tZL / tZLS
R to GND for tHZ / tZH / tZHS
35 pF for tZH / tZHS / tZL / tZLS
35 pF for tHZ / tLZ
Figure 2-121 • AC Loading
Table 2-119 • AC Waveforms, Measuring Points, and Capacitive Loads
Input Low (V)
Input Low (V)
Measuring Point* (V) VREF (typ.) (V)
0
1.8
0.9
–
Note: *Measuring point = Vtrip. See Table 2-90 on page 2-169 for a complete table of trip points.
CLOAD (pF)
35
2-190
Revision 4