English
Language : 

M1AFS600-PQ208 Datasheet, PDF (249/334 Pages) Microsemi Corporation – Fusion Family of Mixed Signal FPGAs
Fusion Family of Mixed Signal FPGAs
connected to the internal core logic I/O tile and the input, output, and control ports of an I/O buffer to
capture and load data into the register to control or observe the logic state of each I/O.
I/O
I/O
I/O
I/O
I/O
Test Data
Registers
Bypass Register
TAP
Controller
Instruction
Register
Device
Logic
I/O
I/O
I/O
Figure 2-146 • Boundary Scan Chain in Fusion
Table 2-185 • Boundary Scan Opcodes
EXTEST
HIGHZ
USERCODE
SAMPLE/PRELOAD
IDCODE
CLAMP
BYPASS
I/O
I/O
Hex Opcode
00
07
0E
01
0F
05
FF
Revision 4
2- 233