English
Language : 

HD64F7051SFJ20V Datasheet, PDF (622/843 Pages) Renesas Technology Corp – Hardware Manual Renesas 32-Bit RISC
Section 19 ROM (256 kB Version)
Bit 3—Erase-Verify 2 (EV2): Selects erase-verify mode transition or clearing (applicable
addresses: H'20000 to H'3FFFF). Do not set the ESU2, PSU2, PV2, E2, or P2 bit at the same time.
Bit 3:
EV2
0
1
Description
Erase-verify mode cleared
Transition to erase-verify mode
[Setting condition]
When FWE = 1 and SWE = 1
(Initial value)
Bit 2—Program-Verify 2 (PV2): Selects program-verify mode transition or clearing (applicable
addresses: H'20000 to H'3FFFF). Do not set the ESU2, PSU2, EV2, E2, or P2 bit at the same time.
Bit 2:
PV2
0
1
Description
Program-verify mode cleared
Transition to program-verify mode
[Setting condition]
When FWE = 1 and SWE = 1
(Initial value)
Bit 1—Erase 2 (E2): Selects erase mode transition or clearing (applicable addresses: H'20000 to
H'3FFFF). Do not set the ESU2, PSU2, EV2, PV2, or P2 bit at the same time.
Bit 1:
E2
0
1
Description
Erase mode cleared
Transition to erase mode
[Setting condition]
When FWE = 1, SWE = 1, and ESU2 = 1
(Initial value)
Rev. 5.00 Jan 06, 2006 page 600 of 818
REJ09B0273-0500