English
Language : 

SH7708 Datasheet, PDF (538/633 Pages) Renesas Technology Corp – SuperH™ RISC engine
Tr Tc1 Tc2 Tc1 Tc2 Tc1 Tc2 Tc1 Tc2 (Tpc)
CKIO
tAD
A25–A16
A15–A0
Row address
tAD tAS tAD tAS
tAD
Row
address
tRWD
tAH
Column
address
Column
address
RD/WR
RAS
tRASD1
CASxx
D31–D0
(read)
D31–D0
(write)
tCASD1 tCASD1
tWDS
tRDS1
tRDH1
tWDD2
tWDH3
tWDD2
tBSD tBSD
tAD
Column
address
Column
address
tRWD
tAH
tRASD1 tRWH
tCASD1
tAH
tCASD1 tRWH
tRDS1
tRDH1
tWDH3
tWDH1
BS
tCSD1
tCSD1
CS2 or CS3
Figure 17.25 DRAM Burst Bus Cycle (RCD = 0, AnW = 1, TPC = 0)
520