SH7708 Datasheet, PDF (30/633 Pages) Renesas Technology Corp – SuperH™ RISC engine

Table 1.2 SH7708 Series Pin Functions (cont)
No.
Terminal
I/O
Description
122
V_CC
123
WE1/DQMLU
Power
O
Power (3.3 V)
D15–D8 selection signal
124
WE0/DQMLL
O
D7–D0 selection signal
125
CASLH
O
D15–D8 selection signal
126
CASLL/CAS/OE
O
D7–D0 selection/memory selection signal
127
V_SS
128
V_CC
129
RAS/CE
Power
Power
O
Power (0 V)
Power (3.3 V)
RAS for DRAM, SDRAM/CE for PSRAM
130
MD5/RAS2
I/O
Operating mode pin/RAS for DRAM
131
CKE
O
Clock enable control for SDRAM
132
WAIT
I
Hardware wait request
133
V_SS
134
TCLK
Power
I/O
Power (0 V)
Clock I/O for TMU/RTC
135
V_CC (RTC)*³
136
XTAL2
Power
O
Power (3.3 V)
Crystal oscillator pin for on-chip RTC
137
EXTAL2
I
Crystal oscillator pin for on-chip RTC
138
V_SS (RTC)*³
139
V_CC
140
D31
Power
Power
I/O
Power (0 V)
Power (3.3 V)
Data bus
141
D30
I/O
Data bus
142
D29
I/O
Data bus
143
D28
I/O
Data bus
144
V_SS
Power
Power (0 V)
Notes: 1. With the SH7708S and SH7708R, except in hardware standby mode, all V_CC and V_SS
pins should be connected to the system power supply (power should be supplied
constantly). In hardware standby mode, power should be supplied at least to V_CC (RTC)
and V_SS (RTC). If power is not supplied to V_CC and V_SS pins other than V_CC (RTC) and
V_SS (RTC), hold the CA pin low. With the SH7708, it is not possible to supply power
only to the RTC power supply.
2. Power should be supplied regardless of whether or not the on-chip PLL is used.
3. Power should be supplied regardless of whether or not the RTC is used.
12