SH7708 Datasheet, PDF (24/633 Pages) Renesas Technology Corp – SuperH™ RISC engine

1.2 Block Diagram
Figure 1.1 shows a block diagram of the SH7708 Series.
Multiplier
CPU
MMU
(memory
management
unit)
Mixed
instruction/
data TLB
Interrupt
controller
User break
controller
(2 channels)
Cache
controller
Mixed
instruction/
data cache
memory
Bus state
controller
External bus
interface
PLL built-in
clock
oscillator
WDT
(watchdog
timer)
I/O ports
SCI (serial
communication
interface)
Realtime
clock
Timer
(3 channels)
Figure 1.1 SH7708 Series Block Diagram
6