M32C8A Datasheet, PDF (266/372 Pages) Renesas Technology Corp – RENESAS MCU M16C FAMILY / M32C/80 Series

M32C/8A Group
17. Serial Interfaces
MCU
TXDi
SIM card
RXDi
NOTE:
1. Connect the TXDi and RXDi pins and pull up these pins.
i = 0 to 4
Figure 17.34 SIM Interface Connection
17.1.6.1 Parity Error Signal Output Function
When the UiERE bit in the UiC1 register (i = 0 to 4) is set to 1 (error signal output), the parity error signal
output is enabled. The parity error signal is output when a parity error is detected upon receiving data, and an
“L” signal is output from the TXDi pin in the timing shown in Figure 17.35. If the UiRB register is read while
a parity error signal is output, the PER bit in the UiRB register is set to 0 (parity error not occurred) and the
TXDi pin level becomes back to “H”.
To determine whether the parity error signal is output or not, read the port that shares a pin with the RXDi pin in
the transmission complete interrupt routine.
"H"
RXDi
"L"
ST
D0
D1
D2
D3
D4
D5
D6
D7
P
SP
"H"
TXDi
Hi-Z
"L"
Receive 1
operation
complete flag 0
The above applies under direct format conditions:
- UiMR register: PRY bit = 1 (odd parity)
- UiC0 register: UFORM bit = 0 (LSB first)
- UiC1 register: UiLCH bit = 0 (not inverted)
i = 0 to 4
ST: Start bit
P: Even parity bit
SP: Stop bit
Figure 17.35 Parity Error Signal Output Timing
Rev.1.00 Jul 15, 2007 Page 249 of 352
REJ09B0385-0100