English
Language : 

M32C8A Datasheet, PDF (132/372 Pages) Renesas Technology Corp – RENESAS MCU M16C FAMILY / M32C/80 Series
M32C/8A Group
11. Interrupts
11.10 Address Match Interrupt
The address match interrupt is non-maskable. This interrupt occurs immediately before executing the instruction
stored in the address specified by the RMADi register (i=0 to 7). Eight addresses can be set for the address match
interrupt. The AIERi bit in the AIER register determines whether the interrupt is enabled or disabled.
Figure 11.14 shows registers associated with the address match interrupt.
Set the starting address of the instruction in the RMADi register. The address match interrupt does not occur if a
table data or any address other than the starting address of the instruction is set.
Address Match Interrupt Register i (i = 0 to 7)
b23 b16 b15 b8 b7 b0
Symbol
RMAD0
RMAD1
RMAD2
RMAD3
RMAD4
RMAD5
RMAD6
RMAD7
Address
0012h to 0010h
0016h to 0014h
001Ah to 0018h
001Eh to 001Ch
002Ah to 0028h
002Eh to 002Ch
003Ah to 0038h
003Eh to 003Ch
Function
Addressing register for the address match interrupt
After Reset
000000h
000000h
000000h
000000h
000000h
000000h
000000h
000000h
Setting Range
RW
000000h to FFFFFFh
RW
Address Match Interrupt Enable Register
b7 b6 b5 b4 b3 b2 b1 b0
Symbol
AIER
Address
0009h
Bit Symbol
Bit Name
AIER0
AIER1
AIER2
AIER3
AIER4
AIER5
AIER6
AIER7
Address match interrupt 0
enable bit
Address match interrupt 1
enable bit
Address match interrupt 2
enable bit
Address match interrupt 3
enable bit
Address match interrupt 4
enable bit
Address match interrupt 5
enable bit
Address match interrupt 6
enable bit
Address match interrupt 7
enable bit
Function
0: interrupt disabled
1: interrupt enabled
0: interrupt disabled
1: interrupt enabled
0: interrupt disabled
1: interrupt enabled
0: interrupt disabled
1: interrupt enabled
0: interrupt disabled
1: interrupt enabled
0: interrupt disabled
1: interrupt enabled
0: interrupt disabled
1: interrupt enabled
0: interrupt disabled
1: interrupt enabled
After Reset
00h
RW
RW
RW
RW
RW
RW
RW
RW
RW
Figure 11.14 RMAD0 to RMAD7 Registers, AIER Register
Rev.1.00 Jul 15, 2007 Page 115 of 352
REJ09B0385-0100