English
Language : 

SH7201 Datasheet, PDF (1106/1196 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7200 Series
Section 28 List of Registers
Register
Abbreviation
Bits 31/
23/15/7
IMR_0
IMR15
IMR7
TEC_0/REC_0 TEC7
REC7
TXPR1_0
TXPR1_15
TXPR1_7
TXPR0_0
TXPR0_15
TXPR0_7
TXCR0_0
TXCR0_15
TXCR0_7
TXACK0_0
TXACK0_15
TXACK0_7
ABACK0_0
ABACK0_15
ABACK0_7
RXPR0_0
RXPR0_15
RXPR0_7
RFPR0_0
RFPR0_15
RFPR0_7
MBIMR0_0
MBIMR0_15
MBIMR0_7
UMSR0_0
UMSR0_15
UMSR0_7
MB[0].
CONTROL0H
(MCR15 = 1)
IDE
STDID5
MB[0].
CONTROL0H
(MCR15 = 0)

STDID3
MB[0].
CONTROL0L
EXTID15
EXTID7
MB[0].
LAFMH
(MCR15 = 1)
IDE_LAFM
STDID_
LAFM5
MB[0].
LAFMH
(MCR15 = 0)

STDID_
LAFM3
Bits30/
22/14/6
IMR14
IMR6
TEC6
REC6
TXPR1_14
TXPR1_6
TXPR0_14
TXPR0_6
TXCR0_14
TXCR0_6
TXACK0_14
TXACK0_6
ABACK0_14
ABACK0_6
RXPR0_14
RXPR0_6
RFPR0_14
RFPR0_6
MBIMR0_14
MBIMR0_6
UMSR0_14
UMSR0_6
RTR
STDID4
STDID10
STDID2
EXTID14
EXTID6

STDID_
LAFM4
STDID_
LAFM10
STDID_
LAFM2
Bits 29/
21/13/5
IMR13
IMR5
TEC5
REC5
TXPR1_13
TXPR1_5
TXPR0_13
TXPR0_5
TXCR0_13
TXCR0_5
TXACK0_13
TXACK0_5
ABACK0_13
ABACK0_5
RXPR0_13
RXPR0_5
RFPR0_13
RFPR0_5
MBIMR0_13
MBIMR0_5
UMSR0_13
UMSR0_5

STDID3
STDID9
STDID1
EXTID13
EXTID5

STDID_
LAFM3
STDID_
LAFM9
STDID_
LAFM1
Bits28/
20/12/4
IMR12
IMR4
TEC4
REC4
TXPR1_12
TXPR1_4
TXPR0_12
TXPR0_4
TXCR0_12
TXCR0_4
TXACK0_12
TXACK0_4
ABACK0_12
ABACK0_4
RXPR0_12
RXPR0_4
RFPR0_12
RFPR0_4
MBIMR0_12
MBIMR0_4
UMSR0_12
UMSR0_4
STDID10
STDID2
STDID8
STDID0
EXTID12
EXTID4
STDID_
LAFM10
STDID_
LAFM2
STDID_
LAFM8
STDID_
LAFM0
Bits 27/
19/11/3
IMR11
IMR3
TEC3
REC3
TXPR1_11
TXPR1_3
TXPR0_11
TXPR0_3
TXCR0_11
TXCR0_3
TXACK0_11
TXACK0_3
ABACK0_11
ABACK0_3
RXPR0_11
RXPR0_3
RFPR0_11
RFPR0_3
MBIMR0_11
MBIMR0_3
UMSR0_11
UMSR0_3
STDID9
STDID1
STDID7
RTR
EXTID11
EXTID3
STDID_
LAFM9
STDID_
LAFM1
STDID_
LAFM7

Bits26/
18/10/2
IMR10
IMR2
TEC2
REC2
TXPR1_10
TXPR1_2
TXPR0_10
TXPR0_2
TXCR0_10
TXCR0_2
TXACK0_10
TXACK0_2
ABACK0_10
ABACK0_2
RXPR0_10
RXPR0_2
RFPR0_10
RFPR0_2
MBIMR0_10
MBIMR0_2
UMSR0_10
UMSR0_2
STDID8
STDID0
STDID6
IDE
EXTID10
EXTID2
STDID_
LAFM8
STDID_
LAFM0
STDID_
LAFM6
IDE_
LAFM
Bits 25/
17/9/1
IMR9
IMR1
TEC1
REC1
TXPR1_9
TXPR1_1
TXPR0_9
TXPR0_1
TXCR0_9
TXCR0_1
TXACK0_9
TXACK0_1
ABACK0_9
ABACK0_1
RXPR0_9
RXPR0_1
RFPR0_9
RFPR0_1
MBIMR0_9
MBIMR0_1
UMSR0_9
UMSR0_1
STDID7
EXTID17
STDID5
EXTID17
EXTID9
EXTID1
STDID_
LAFM7
EXTID_
LAFM17
STDID_
LAFM5
EXTID_
LAFM17
Bits24/
16/8/0
IMR8
IMR0
TEC0
REC0
TXPR1_8
TXPR1_0
TXPR0_8

TXCR0_8

TXACK0_8

ABACK0_8

RXPR0_8
RXPR0_0
RFPR0_8
RFPR0_0
MBIMR0_8
MBIMR0_0
UMSR0_8
UMSR0_0
STDID6
EXTID16
STDID4
EXTID16
EXTID8
EXTID:0
STDID_
LAFM6
EXTID_
LAFM16
STDID_
LAFM4
EXTID_
LAFM16
Module
RCAN-ET
Rev. 2.00 Sep. 07, 2007 Page 1078 of 1164
REJ09B0321-0200