M16C6NK Datasheet, PDF (73/404 Pages) Renesas Technology Corp – 16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M16C/60 SERIES

Under development
This document is under development and its contents are subject to change.
M16C/6N Group (M16C/6NK, M16C/6NM)
7. Bus
(1) Separate bus, 3-wait setting
BCLK
Write signal
Read signal
Data bus
Address bus
CS
Bus cycle ⁽¹⁾
Output
Address
(2)Multiplexed bus, 1- or 2-wait setting
Bus cycle ⁽¹⁾
BCLK
Write signal
Read signal
ALE
Address bus
Address
Address bus/
Data bus
Address
Data output
CS
(3)Multiplexed bus, 3-wait setting
BCLK
Write signal
Read signal
ALE
Address bus
Address bus/
Data bus
Address
CS
Bus cycle ⁽¹⁾
Address
Data output
Bus cycle ⁽¹⁾
Address
Input
Bus cycle ⁽¹⁾
Address
Address
Input
Bus cycle ⁽¹⁾
Address
Address
Input
NOTE:
1. These example timing charts indicate bus cycle length. After this bus cycle sometimes come read and
write cycles in succession.
Figure 7.8 Typical Bus Timings Using Software Wait (2)
Rev.2.00 Nov 28, 2005 page 55 of 378
REJ09B0124-0200