M16C6NK Datasheet, PDF (251/404 Pages) Renesas Technology Corp – 16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M16C/60 SERIES

Under development
This document is under development and its contents are subject to change.
M16C/6N Group (M16C/6NK, M16C/6NM)
19. CAN Module
CANi Receive Error Count Register (i = 0, 1)
b7
b0 _Symbol
Address
After Reset
C0RECR
021Ch
00h
C1RECR
023Ch
00h
Function
Counter Value
RW
Reception error counting function
The value is incremented or decremented
00h to FFh ⁽¹⁾
RO
according to the CAN module’s error status.
NOTE:
1. The value is indeterminate in bus off state.
CANi Transmit Error Count Register (i = 0, 1)
b7
b0 _Symbol
Address
After Reset
C0TECR
021Dh
00h
C1TECR
023Dh
00h
Function
Counter Value
RW
Transmission error counting function
The value is incremented or decremented
00h to FFh ⁽¹⁾
RO
according to the CAN module’s error status.
NOTE:
1. The value is indeterminate in bus off state.
CANi Time Stamp Register (i = 0, 1)
(b15)
b7
(b8)
b0 b7
b0 _Symbol
C0TSR
C1TSR
Address
021Fh, 021Eh
023Fh, 023Eh
Function
Time stamp function
After Reset
0000h
0000h
Counter Value
RW
0000h to FFFFh
RO
CANi Acceptance Filter Support Register (i = 0, 1)
(b15)
b7
(b8)
b0 b7
b0
Symbol
C0AFS
C1AFS
Address
0243h, 0242h
0245h, 0244h
After Reset
Indeterminate
Indeterminate
Function
Setting Values
RW
Write the content equivalent to the standard frame
ID of the received message.
The value is "converted standard frame ID" when
Standard frame ID
RW
read.
Figure 19.11 C0RECR, C1RECR Registers, C0TECR, C1TECR Registers, C0TSR, C1TSR Registers,
and C0AFS, C1AFS Registers
Rev.2.00 Nov 28, 2005 page 233 of 378
REJ09B0124-0200